{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561379565411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561379565443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:32:45 2019 " "Processing started: Mon Jun 24 09:32:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561379565443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379565443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379565443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561379574609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561379574610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "MMIO/synthesis/ADC_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/MMIO/synthesis/ADC_Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379647726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "MMIO/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/MMIO/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379647838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/submodules/adc_controller_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/submodules/adc_controller_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller_adc_mega_0 " "Found entity 1: ADC_Controller_adc_mega_0" {  } { { "MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379647893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379647939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/CPU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379647997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379647997 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(187) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(187): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_UNI.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1561379648042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_PIPEM " "Found entity 1: Datapath_PIPEM" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_PIPEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_PIPEM " "Found entity 1: Control_PIPEM" {  } { { "CPU/Control_PIPEM.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_PIPEM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(52) " "Verilog HDL warning at Registers.v(52): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Registers.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561379648362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CSR.v(53) " "Verilog HDL information at CSR.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "CPU/CSR.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/CSR.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379648392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSRRegisters " "Found entity 1: CSRRegisters" {  } { { "CPU/CSR.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/CSR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "CPU/FPULA/FPALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648472 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FRegisters.v(49) " "Verilog HDL warning at FRegisters.v(49): extended using \"x\" or \"z\"" {  } { { "CPU/FRegisters.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FRegisters.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561379648500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRegisters " "Found entity 1: FRegisters" {  } { { "CPU/FRegisters.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branchcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "CPU/BranchControl.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/BranchControl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "CPU/ImmGen.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fwdhazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM " "Found entity 1: FwdHazardUnitM" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FwdHazardUnitM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(31) " "Verilog HDL warning at Break_Interface.v(31): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/Break_Interface.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561379648683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(33) " "Verilog HDL warning at Break_Interface.v(33): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/Break_Interface.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561379648684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_kva " "Found entity 1: breaker_lpm_constant_kva" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648788 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648918 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemStore.v(35) " "Verilog HDL information at MemStore.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/MemStore.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379648938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemLoad.v(28) " "Verilog HDL information at MemLoad.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/MemLoad.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379648973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379648988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379648988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/stopwatch/STOPWATCH_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649332 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561379649554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649674 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649725 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561379649790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649819 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379649980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379649980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/rs232_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Interface " "Found entity 1: RS232_Interface" {  } { { "RS232/RS232_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/RS232_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/async.v 5 5 " "Found 5 design units, including 5 entities, in source file rs232/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232tx " "Found entity 1: rs232tx" {  } { { "RS232/async.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650446 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232rx " "Found entity 2: rs232rx" {  } { { "RS232/async.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650446 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "RS232/async.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650446 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "RS232/async.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650446 ""} { "Info" "ISGN_ENTITY_NAME" "5 pulso " "Found entity 5: pulso" {  } { { "RS232/async.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Interface " "Found entity 1: ADC_Interface" {  } { { "ADC/ADC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/ADC/ADC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379650599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379650644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379650688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561379650765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379650954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379650954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA1 " "Found entity 1: MemoryVGA1" {  } { { "VGA/MemoryVGA1.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "CPU/FPULA/add_sub.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379651692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379651692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/add_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_sub) " "Found design unit 1: dspba_library_package (add_sub)" {  } { { "CPU/FPULA/add_sub/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/add_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/add_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/add_sub/add_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_0002-normal " "Found design unit 1: add_sub_0002-normal" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655318 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0002 " "Found entity 1: add_sub_0002" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "CPU/FPULA/mul_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/mul_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mul_s) " "Found design unit 1: dspba_library_package (mul_s)" {  } { { "CPU/FPULA/mul_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/mul_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/mul_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/mul_s/mul_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_s_0002-normal " "Found design unit 1: mul_s_0002-normal" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655424 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_s_0002 " "Found entity 1: mul_s_0002" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s " "Found entity 1: div_s" {  } { { "CPU/FPULA/div_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/div_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_s) " "Found design unit 1: dspba_library_package (div_s)" {  } { { "CPU/FPULA/div_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/div_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/div_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/div_s/div_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_s_0002-normal " "Found design unit 1: div_s_0002-normal" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655525 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_s_0002 " "Found entity 1: div_s_0002" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s " "Found entity 1: sqrt_s" {  } { { "CPU/FPULA/sqrt_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/sqrt_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sqrt_s) " "Found design unit 1: dspba_library_package (sqrt_s)" {  } { { "CPU/FPULA/sqrt_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/sqrt_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/sqrt_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/sqrt_s/sqrt_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_s_0002-normal " "Found design unit 1: sqrt_s_0002-normal" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655621 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_0002 " "Found entity 1: sqrt_s_0002" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/comp_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/fpula/comp_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_s_altfp_compare_q6c " "Found entity 1: comp_s_altfp_compare_q6c" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655946 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_s " "Found entity 2: comp_s" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w " "Found entity 1: cvt_s_w" {  } { { "CPU/FPULA/cvt_s_w.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_w/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_w) " "Found design unit 1: dspba_library_package (cvt_s_w)" {  } { { "CPU/FPULA/cvt_s_w/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379655983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379655983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_w/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_w_0002-normal " "Found design unit 1: cvt_s_w_0002-normal" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656029 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_0002 " "Found entity 1: cvt_s_w_0002" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s " "Found entity 1: cvt_w_s" {  } { { "CPU/FPULA/cvt_w_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_w_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_w_s) " "Found design unit 1: dspba_library_package (cvt_w_s)" {  } { { "CPU/FPULA/cvt_w_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_w_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_w_s_0002-normal " "Found design unit 1: cvt_w_s_0002-normal" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656110 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_0002 " "Found entity 1: cvt_w_s_0002" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu " "Found entity 1: cvt_s_wu" {  } { { "CPU/FPULA/cvt_s_wu.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_wu/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_wu) " "Found design unit 1: dspba_library_package (cvt_s_wu)" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_wu/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_wu_0002-normal " "Found design unit 1: cvt_s_wu_0002-normal" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656196 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu_0002 " "Found entity 1: cvt_s_wu_0002" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s " "Found entity 1: cvt_wu_s" {  } { { "CPU/FPULA/cvt_wu_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_wu_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_wu_s) " "Found design unit 1: dspba_library_package (cvt_wu_s)" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_wu_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_wu_s_0002-normal " "Found design unit 1: cvt_wu_s_0002-normal" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656324 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s_0002 " "Found entity 1: cvt_wu_s_0002" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmax_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmax_s " "Found entity 1: fmax_s" {  } { { "CPU/FPULA/fmax_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmax_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmax_s) " "Found design unit 1: dspba_library_package (fmax_s)" {  } { { "CPU/FPULA/fmax_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmax_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/fmax_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmax_s/fmax_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_s_0002-normal " "Found design unit 1: fmax_s_0002-normal" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656426 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_s_0002 " "Found entity 1: fmax_s_0002" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmin_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmin_s " "Found entity 1: fmin_s" {  } { { "CPU/FPULA/fmin_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmin_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmin_s) " "Found design unit 1: dspba_library_package (fmin_s)" {  } { { "CPU/FPULA/fmin_s/dspba_library_package.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmin_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/fmin_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmin_s/fmin_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmin_s_0002-normal " "Found design unit 1: fmin_s_0002-normal" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656504 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmin_s_0002 " "Found entity 1: fmin_s_0002" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio " "Found entity 1: PLL_Audio" {  } { { "AudioCODEC/PLL_Audio.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio/pll_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio/pll_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio_0002 " "Found entity 1: PLL_Audio_0002" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/fpalu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/fpalu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "Testes/FPALU_tb.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Testes/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379656700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379656700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561379659847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_Interface CLOCK_Interface:CLOCK0 " "Elaborating entity \"CLOCK_Interface\" for hierarchy \"CLOCK_Interface:CLOCK0\"" {  } { { "TopDE.v" "CLOCK0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379660162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main CLOCK_Interface:CLOCK0\|PLL_Main:PLL1 " "Elaborating entity \"PLL_Main\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\"" {  } { { "Tempo/CLOCK_Interface.v" "PLL1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379660238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main_0002 CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst " "Elaborating entity \"PLL_Main_0002\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\"" {  } { { "Tempo/PLL_Main.v" "pll_main_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379660406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "altera_pll_i" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379660818 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1561379660903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379661480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 200.000000 MHz " "Parameter \"output_clock_frequency3\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 17.910447 MHz " "Parameter \"output_clock_frequency4\" = \"17.910447 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 27.272727 MHz " "Parameter \"output_clock_frequency5\" = \"27.272727 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379661521 ""}  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379661521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mono CLOCK_Interface:CLOCK0\|mono:Timer10 " "Elaborating entity \"mono\" for hierarchy \"CLOCK_Interface:CLOCK0\|mono:Timer10\"" {  } { { "Tempo/CLOCK_Interface.v" "Timer10" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379661682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU0\"" {  } { { "TopDE.v" "CPU0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379661719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MULTI CPU:CPU0\|Control_MULTI:CONTROL0 " "Elaborating entity \"Control_MULTI\" for hierarchy \"CPU:CPU0\|Control_MULTI:CONTROL0\"" {  } { { "CPU/CPU.v" "CONTROL0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/CPU.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379661836 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_MULTI.v(97) " "Verilog HDL Case Statement information at Control_MULTI.v(97): all case item expressions in this case statement are onehot" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1561379661891 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oEscreveIR Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oEscreveIR\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661895 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oEscrevePC Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oEscrevePC\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661895 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oEscrevePCCond Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oEscrevePCCond\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oEscrevePCBack Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oEscrevePCBack\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oOrigAULA Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oOrigAULA\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oOrigBULA Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oOrigBULA\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oMem2Reg Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oMem2Reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oOrigPC Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oOrigPC\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oIouD Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oIouD\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661896 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oRegWrite Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oRegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oMemWrite Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oMemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oMemRead Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oMemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oALUControl Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFRegWrite Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oFRegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFPALUControl Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oFPALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oOrigAFPALU Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oOrigAFPALU\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFPALUStart Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oFPALUStart\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661897 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFWriteData Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oFWriteData\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661898 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oWrite2Mem Control_MULTI.v(97) " "Verilog HDL Always Construct warning at Control_MULTI.v(97): inferring latch(es) for variable \"oWrite2Mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561379661898 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oWrite2Mem Control_MULTI.v(97) " "Inferred latch for \"oWrite2Mem\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661922 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFWriteData Control_MULTI.v(97) " "Inferred latch for \"oFWriteData\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661923 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUStart Control_MULTI.v(97) " "Inferred latch for \"oFPALUStart\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661923 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigAFPALU Control_MULTI.v(97) " "Inferred latch for \"oOrigAFPALU\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661923 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUControl\[0\] Control_MULTI.v(97) " "Inferred latch for \"oFPALUControl\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661923 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUControl\[1\] Control_MULTI.v(97) " "Inferred latch for \"oFPALUControl\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661923 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUControl\[2\] Control_MULTI.v(97) " "Inferred latch for \"oFPALUControl\[2\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUControl\[3\] Control_MULTI.v(97) " "Inferred latch for \"oFPALUControl\[3\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFPALUControl\[4\] Control_MULTI.v(97) " "Inferred latch for \"oFPALUControl\[4\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFRegWrite Control_MULTI.v(97) " "Inferred latch for \"oFRegWrite\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oALUControl\[0\] Control_MULTI.v(97) " "Inferred latch for \"oALUControl\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oALUControl\[1\] Control_MULTI.v(97) " "Inferred latch for \"oALUControl\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661924 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oALUControl\[2\] Control_MULTI.v(97) " "Inferred latch for \"oALUControl\[2\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oALUControl\[3\] Control_MULTI.v(97) " "Inferred latch for \"oALUControl\[3\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oALUControl\[4\] Control_MULTI.v(97) " "Inferred latch for \"oALUControl\[4\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oMemRead Control_MULTI.v(97) " "Inferred latch for \"oMemRead\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oMemWrite Control_MULTI.v(97) " "Inferred latch for \"oMemWrite\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oRegWrite Control_MULTI.v(97) " "Inferred latch for \"oRegWrite\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oIouD Control_MULTI.v(97) " "Inferred latch for \"oIouD\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigPC\[0\] Control_MULTI.v(97) " "Inferred latch for \"oOrigPC\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661925 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigPC\[1\] Control_MULTI.v(97) " "Inferred latch for \"oOrigPC\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oMem2Reg\[0\] Control_MULTI.v(97) " "Inferred latch for \"oMem2Reg\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oMem2Reg\[1\] Control_MULTI.v(97) " "Inferred latch for \"oMem2Reg\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oMem2Reg\[2\] Control_MULTI.v(97) " "Inferred latch for \"oMem2Reg\[2\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigBULA\[0\] Control_MULTI.v(97) " "Inferred latch for \"oOrigBULA\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigBULA\[1\] Control_MULTI.v(97) " "Inferred latch for \"oOrigBULA\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661926 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigAULA\[0\] Control_MULTI.v(97) " "Inferred latch for \"oOrigAULA\[0\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOrigAULA\[1\] Control_MULTI.v(97) " "Inferred latch for \"oOrigAULA\[1\]\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oEscrevePCBack Control_MULTI.v(97) " "Inferred latch for \"oEscrevePCBack\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oEscrevePCCond Control_MULTI.v(97) " "Inferred latch for \"oEscrevePCCond\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oEscrevePC Control_MULTI.v(97) " "Inferred latch for \"oEscrevePC\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oEscreveIR Control_MULTI.v(97) " "Inferred latch for \"oEscreveIR\" at Control_MULTI.v(97)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379661927 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_MULTI CPU:CPU0\|Datapath_MULTI:DATAPATH0 " "Elaborating entity \"Datapath_MULTI\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\"" {  } { { "CPU/CPU.v" "DATAPATH0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/CPU.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStore CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemStore:MEMSTORE0 " "Elaborating entity \"MemStore\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemStore:MEMSTORE0\"" {  } { { "CPU/Datapath_MULTI.v" "MEMSTORE0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLoad CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemLoad:MEMLOAD0 " "Elaborating entity \"MemLoad\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemLoad:MEMLOAD0\"" {  } { { "CPU/Datapath_MULTI.v" "MEMLOAD0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSRRegisters CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0 " "Elaborating entity \"CSRRegisters\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\"" {  } { { "CPU/Datapath_MULTI.v" "CSR0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers CPU:CPU0\|Datapath_MULTI:DATAPATH0\|Registers:REGISTERS0 " "Elaborating entity \"Registers\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|Registers:REGISTERS0\"" {  } { { "CPU/Datapath_MULTI.v" "REGISTERS0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRegisters CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FRegisters:REGISTERS1 " "Elaborating entity \"FRegisters\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FRegisters:REGISTERS1\"" {  } { { "CPU/Datapath_MULTI.v" "REGISTERS1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl CPU:CPU0\|Datapath_MULTI:DATAPATH0\|BranchControl:BC0 " "Elaborating entity \"BranchControl\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|BranchControl:BC0\"" {  } { { "CPU/Datapath_MULTI.v" "BC0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379662949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ImmGen:IMMGEN0 " "Elaborating entity \"ImmGen\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ImmGen:IMMGEN0\"" {  } { { "CPU/Datapath_MULTI.v" "IMMGEN0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\"" {  } { { "CPU/Datapath_MULTI.v" "ALU0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPALU CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0 " "Elaborating entity \"FPALU\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\"" {  } { { "CPU/Datapath_MULTI.v" "FPALU0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Datapath_MULTI.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\"" {  } { { "CPU/FPULA/FPALU.v" "add1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst " "Elaborating entity \"add_sub_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\"" {  } { { "CPU/FPULA/add_sub.v" "add_sub_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q add_sub_0002.vhd(53) " "Verilog HDL or VHDL warning at add_sub_0002.vhd(53): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379663390 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379663974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379664165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379664256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379664420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379664851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1 " "Elaborating entity \"mul_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\"" {  } { { "CPU/FPULA/FPALU.v" "mul1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst " "Elaborating entity \"mul_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\"" {  } { { "CPU/FPULA/mul_s.v" "mul_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid94_prod_uid47_fpMulTest_cma_reset mul_s_0002.vhd(150) " "Verilog HDL or VHDL warning at mul_s_0002.vhd(150): object \"prodXY_uid94_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379665541 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "redist7_fracXIsZero_uid17_fpMulTest_q_3" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379665741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "prodXY_uid94_prod_uid47_fpMulTest_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "redist3_expSum_uid44_fpMulTest_q_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "redist0_expRPreExc_uid61_fpMulTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1\"" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "redist1_fracRPreExc_uid59_fpMulTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1 " "Elaborating entity \"div_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\"" {  } { { "CPU/FPULA/FPALU.v" "div1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst " "Elaborating entity \"div_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\"" {  } { { "CPU/FPULA/div_s.v" "div_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_reset div_s_0002.vhd(206) " "Verilog HDL or VHDL warning at div_s_0002.vhd(206): object \"prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379666675 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid142_pT1_uid127_invPolyEval_cma_reset div_s_0002.vhd(225) " "Verilog HDL or VHDL warning at div_s_0002.vhd(225): object \"prodXY_uid142_pT1_uid127_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379666676 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid145_pT2_uid133_invPolyEval_cma_reset div_s_0002.vhd(245) " "Verilog HDL or VHDL warning at div_s_0002.vhd(245): object \"prodXY_uid145_pT2_uid133_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379666676 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:fracXIsZero_uid39_fpDivTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:fracXIsZero_uid39_fpDivTest_delay\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "fracXIsZero_uid39_fpDivTest_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist10_fracXIsZero_uid39_fpDivTest_q_9" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379666964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379668189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379668218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379668218 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379668218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p914 " "Found entity 1: altera_syncram_p914" {  } { { "db/altera_syncram_p914.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_p914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379668430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379668430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p914 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated " "Elaborating entity \"altera_syncram_p914\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379668451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmb4 " "Found entity 1: altsyncram_qmb4" {  } { { "db/altsyncram_qmb4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_qmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379668880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379668880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmb4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1 " "Elaborating entity \"altsyncram_qmb4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\"" {  } { { "db/altera_syncram_p914.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_p914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379668907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist13_fracXIsZero_uid25_fpDivTest_q_3" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379669125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist2_lOAdded_uid58_fpDivTest_q_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379669569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "memoryC2_uid120_invTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379669785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379669917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC2_uid120_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC2_uid120_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379669917 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379669917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l054 " "Found entity 1: altera_syncram_l054" {  } { { "db/altera_syncram_l054.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_l054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379670087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379670087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_l054 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated " "Elaborating entity \"altera_syncram_l054\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379670107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vc4 " "Found entity 1: altsyncram_1vc4" {  } { { "db/altsyncram_1vc4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_1vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379670298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379670298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vc4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\|altsyncram_1vc4:altsyncram1 " "Elaborating entity \"altsyncram_1vc4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\|altsyncram_1vc4:altsyncram1\"" {  } { { "db/altera_syncram_l054.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_l054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379670324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist4_yPE_uid52_fpDivTest_b_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379670895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "prodXY_uid142_pT1_uid127_invPolyEval_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379670987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist6_yAddr_uid51_fpDivTest_b_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379671062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "memoryC1_uid116_invTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379671271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379671295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC1_uid116_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC1_uid116_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379671295 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379671295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o054 " "Found entity 1: altera_syncram_o054" {  } { { "db/altera_syncram_o054.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_o054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379671443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379671443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o054 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated " "Elaborating entity \"altera_syncram_o054\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379671468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vc4 " "Found entity 1: altsyncram_4vc4" {  } { { "db/altsyncram_4vc4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_4vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379671661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379671661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4vc4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\|altsyncram_4vc4:altsyncram1 " "Elaborating entity \"altsyncram_4vc4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\|altsyncram_4vc4:altsyncram1\"" {  } { { "db/altera_syncram_o054.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_o054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379671693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "prodXY_uid145_pT2_uid133_invPolyEval_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379672552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "memoryC0_uid113_invTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379672814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379672841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC0_uid113_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC0_uid113_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379672841 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379672841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k054 " "Found entity 1: altera_syncram_k054" {  } { { "db/altera_syncram_k054.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_k054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379672994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379672994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k054 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated " "Elaborating entity \"altera_syncram_k054\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379673015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vc4 " "Found entity 1: altsyncram_0vc4" {  } { { "db/altsyncram_0vc4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_0vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379673199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379673199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vc4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\|altsyncram_0vc4:altsyncram1 " "Elaborating entity \"altsyncram_0vc4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\|altsyncram_0vc4:altsyncram1\"" {  } { { "db/altera_syncram_k054.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_k054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379673231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "memoryC0_uid112_invTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379673827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379673872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC0_uid112_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC0_uid112_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379673873 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379673873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_j054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_j054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_j054 " "Found entity 1: altera_syncram_j054" {  } { { "db/altera_syncram_j054.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_j054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379674032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379674032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_j054 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated " "Elaborating entity \"altera_syncram_j054\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379674053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vuc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vuc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vuc4 " "Found entity 1: altsyncram_vuc4" {  } { { "db/altsyncram_vuc4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_vuc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379674236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379674236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vuc4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\|altsyncram_vuc4:altsyncram1 " "Elaborating entity \"altsyncram_vuc4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\|altsyncram_vuc4:altsyncram1\"" {  } { { "db/altera_syncram_j054.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_j054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379674263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379674992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist16_fracYZero_uid15_fpDivTest_q_6" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379675476 ""}  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379675476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_1714.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_1714 " "Found entity 1: altera_syncram_1714" {  } { { "db/altera_syncram_1714.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_1714.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379675614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379675614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_1714 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated " "Elaborating entity \"altera_syncram_1714\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kb4 " "Found entity 1: altsyncram_2kb4" {  } { { "db/altsyncram_2kb4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_2kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379675823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379675823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kb4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1 " "Elaborating entity \"altsyncram_2kb4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\"" {  } { { "db/altera_syncram_1714.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_1714.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist8_expXmY_uid47_fpDivTest_q_8_outputreg" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379675949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist0_excRPreExc_uid79_fpDivTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1\"" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "redist1_fracRPreExc_uid78_fpDivTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1 " "Elaborating entity \"sqrt_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\"" {  } { { "CPU/FPULA/FPALU.v" "sqrt1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst " "Elaborating entity \"sqrt_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\"" {  } { { "CPU/FPULA/sqrt_s.v" "sqrt_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GND_q sqrt_s_0002.vhd(50) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(50): object \"GND_q\" assigned a value but never read" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379676341 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid87_pT1_uid75_invPolyEval_cma_reset sqrt_s_0002.vhd(151) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(151): object \"prodXY_uid87_pT1_uid75_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379676344 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid90_pT2_uid81_invPolyEval_cma_reset sqrt_s_0002.vhd(172) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(172): object \"prodXY_uid90_pT2_uid81_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379676344 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "redist6_signX_uid7_fpSqrtTest_b_6" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379676772 ""}  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379676772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_v614.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_v614 " "Found entity 1: altera_syncram_v614" {  } { { "db/altera_syncram_v614.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_v614.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379676917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379676917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_v614 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated " "Elaborating entity \"altera_syncram_v614\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379676941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kb4 " "Found entity 1: altsyncram_0kb4" {  } { { "db/altsyncram_0kb4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_0kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379677132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379677132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kb4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1 " "Elaborating entity \"altsyncram_0kb4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\"" {  } { { "db/altera_syncram_v614.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_v614.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379677161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "memoryC2_uid68_sqrtTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379677353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379677393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379677394 ""}  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379677394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o754 " "Found entity 1: altera_syncram_o754" {  } { { "db/altera_syncram_o754.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_o754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379677548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379677548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o754 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated " "Elaborating entity \"altera_syncram_o754\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379677569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d4 " "Found entity 1: altsyncram_46d4" {  } { { "db/altsyncram_46d4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_46d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379677786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379677786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\|altsyncram_46d4:altsyncram1 " "Elaborating entity \"altsyncram_46d4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\|altsyncram_46d4:altsyncram1\"" {  } { { "db/altera_syncram_o754.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_o754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379677820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "redist0_yForPe_uid36_fpSqrtTest_b_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "prodXY_uid87_pT1_uid75_invPolyEval_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "redist2_yAddr_uid35_fpSqrtTest_b_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "memoryC1_uid65_sqrtTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379678664 ""}  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379678664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k754 " "Found entity 1: altera_syncram_k754" {  } { { "db/altera_syncram_k754.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_k754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379678814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379678814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k754 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated " "Elaborating entity \"altera_syncram_k754\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379678836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06d4 " "Found entity 1: altsyncram_06d4" {  } { { "db/altsyncram_06d4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_06d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379679028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379679028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06d4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\|altsyncram_06d4:altsyncram1 " "Elaborating entity \"altsyncram_06d4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\|altsyncram_06d4:altsyncram1\"" {  } { { "db/altera_syncram_k754.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_k754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379679057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "prodXY_uid90_pT2_uid81_invPolyEval_cma_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379679858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "memoryC0_uid62_sqrtTables_lutmem_dmem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379680079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379680103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379680103 ""}  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379680103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p754 " "Found entity 1: altera_syncram_p754" {  } { { "db/altera_syncram_p754.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_p754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379680247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379680247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p754 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated " "Elaborating entity \"altera_syncram_p754\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379680272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56d4 " "Found entity 1: altsyncram_56d4" {  } { { "db/altsyncram_56d4.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_56d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379680511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379680511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56d4 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\|altsyncram_56d4:altsyncram1 " "Elaborating entity \"altsyncram_56d4\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\|altsyncram_56d4:altsyncram1\"" {  } { { "db/altera_syncram_p754.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altera_syncram_p754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379680540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "fracXIsZero_uid15_fpSqrtTest_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379681642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6\"" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "redist5_fracXIsZero_uid15_fpSqrtTest_q_6" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379681812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1 " "Elaborating entity \"comp_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\"" {  } { { "CPU/FPULA/FPALU.v" "comp_s1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379681976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_s_altfp_compare_q6c CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component " "Elaborating entity \"comp_s_altfp_compare_q6c\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\"" {  } { { "CPU/FPULA/comp_s.v" "comp_s_altfp_compare_q6c_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379682035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\"" {  } { { "CPU/FPULA/comp_s.v" "cmpr1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379682486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\"" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379682535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379682535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379682535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379682535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379682535 ""}  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379682535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l4j " "Found entity 1: cmpr_l4j" {  } { { "db/cmpr_l4j.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/cmpr_l4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379682813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379682813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l4j CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\|cmpr_l4j:auto_generated " "Elaborating entity \"cmpr_l4j\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\|cmpr_l4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379682845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\"" {  } { { "CPU/FPULA/comp_s.v" "cmpr4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\"" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 369 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379683273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379683273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379683273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379683273 ""}  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/comp_s.v" 369 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379683273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k4j " "Found entity 1: cmpr_k4j" {  } { { "db/cmpr_k4j.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/cmpr_k4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379683454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379683454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k4j CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\|cmpr_k4j:auto_generated " "Elaborating entity \"cmpr_k4j\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\|cmpr_k4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1 " "Elaborating entity \"cvt_s_w\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\"" {  } { { "CPU/FPULA/FPALU.v" "cvt_s_w1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst " "Elaborating entity \"cvt_s_w_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\"" {  } { { "CPU/FPULA/cvt_s_w.v" "cvt_s_w_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_s_w_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_s_w_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379683631 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "redist7_signX_uid6_fxpToFPTest_b_4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "redist6_y_uid9_fxpToFPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379683948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "redist4_expR_uid26_fxpToFPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1\"" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "redist5_fracR_uid25_fxpToFPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1 " "Elaborating entity \"cvt_w_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\"" {  } { { "CPU/FPULA/FPALU.v" "cvt_w_s1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst " "Elaborating entity \"cvt_w_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\"" {  } { { "CPU/FPULA/cvt_w_s.v" "cvt_w_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379684886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_w_s_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_w_s_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379684888 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1\"" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "redist2_signX_uid25_fpToFxPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379685034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "redist5_frac_x_uid10_fpToFxPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379685203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_wu CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1 " "Elaborating entity \"cvt_s_wu\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\"" {  } { { "CPU/FPULA/FPALU.v" "cvt_s_wu1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379685770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_wu_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst " "Elaborating entity \"cvt_s_wu_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\"" {  } { { "CPU/FPULA/cvt_s_wu.v" "cvt_s_wu_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379685854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_s_wu_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_s_wu_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379685857 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2\"" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379686003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1\"" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379686181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1\"" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "redist5_expFracRnd_uid12_fxpToFPTest_q_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379686517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_wu_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1 " "Elaborating entity \"cvt_wu_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\"" {  } { { "CPU/FPULA/FPALU.v" "cvt_wu_s1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379686773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_wu_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst " "Elaborating entity \"cvt_wu_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\"" {  } { { "CPU/FPULA/cvt_wu_s.v" "cvt_wu_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379686868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1\"" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1\"" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "redist1_signX_uid25_fpToFxPTest_b_1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmax_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmax_s:fmax_s1 " "Elaborating entity \"fmax_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmax_s:fmax_s1\"" {  } { { "CPU/FPULA/FPALU.v" "fmax_s1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmax_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmax_s:fmax_s1\|fmax_s_0002:fmax_s_inst " "Elaborating entity \"fmax_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmax_s:fmax_s1\|fmax_s_0002:fmax_s_inst\"" {  } { { "CPU/FPULA/fmax_s.v" "fmax_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fmax_s_0002.vhd(52) " "Verilog HDL or VHDL warning at fmax_s_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379687557 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmin_s CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmin_s:fmin_s1 " "Elaborating entity \"fmin_s\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmin_s:fmin_s1\"" {  } { { "CPU/FPULA/FPALU.v" "fmin_s1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/FPALU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmin_s_0002 CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmin_s:fmin_s1\|fmin_s_0002:fmin_s_inst " "Elaborating entity \"fmin_s_0002\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|FPALU:FPALU0\|fmin_s:fmin_s1\|fmin_s_0002:fmin_s_inst\"" {  } { { "CPU/FPULA/fmin_s.v" "fmin_s_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379687981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fmin_s_0002.vhd(52) " "Verilog HDL or VHDL warning at fmin_s_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561379687983 "|TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Interface Memory_Interface:MEMORY " "Elaborating entity \"Memory_Interface\" for hierarchy \"Memory_Interface:MEMORY\"" {  } { { "TopDE.v" "MEMORY" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379688141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem " "Elaborating entity \"UserCodeBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\"" {  } { { "Memoria/Memory_Interface.v" "UCodeMem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/Memory_Interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379688188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379688738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379688790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379688791 ""}  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379688791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sft1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sft1 " "Found entity 1: altsyncram_sft1" {  } { { "db/altsyncram_sft1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_sft1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379689025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379689025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sft1 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated " "Elaborating entity \"altsyncram_sft1\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379689043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqj2 " "Found entity 1: altsyncram_oqj2" {  } { { "db/altsyncram_oqj2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379689257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379689257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqj2 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1 " "Elaborating entity \"altsyncram_oqj2\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\"" {  } { { "db/altsyncram_sft1.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_sft1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379689282 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16376 16384 0 1 1 " "16376 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8 16383 " "Addresses ranging from 8 to 16383 are not initialized" {  } { { "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_text.mif" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1561379689317 ""}  } { { "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_text.mif" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1561379689317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379690016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379690016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_oqj2.tdf" "decode4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379690054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379690360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379690360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_oqj2.tdf" "rden_decode_b" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379690401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379690607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379690607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|mux_2hb:mux6 " "Elaborating entity \"mux_2hb\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|mux_2hb:mux6\"" {  } { { "db/altsyncram_oqj2.tdf" "mux6" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379690644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sft1.tdf" "mgl_prim2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_sft1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379691280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sft1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_sft1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379691401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379691402 ""}  } { { "db/altsyncram_sft1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_sft1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379691402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379691803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379692260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379692756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock Memory_Interface:MEMORY\|UserDataBlock:UDataMem " "Elaborating entity \"UserDataBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\"" {  } { { "Memoria/Memory_Interface.v" "UDataMem" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/Memory_Interface.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379692994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379693238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379693295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379693296 ""}  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379693296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cas1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cas1 " "Found entity 1: altsyncram_cas1" {  } { { "db/altsyncram_cas1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_cas1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379693512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379693512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cas1 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated " "Elaborating entity \"altsyncram_cas1\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379693530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npj2 " "Found entity 1: altsyncram_npj2" {  } { { "db/altsyncram_npj2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_npj2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379693846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379693846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npj2 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1 " "Elaborating entity \"altsyncram_npj2\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\"" {  } { { "db/altsyncram_cas1.tdf" "altsyncram1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_cas1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379693871 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31744 32768 0 1 1 " "31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1024 32767 " "Addresses ranging from 1024 to 32767 are not initialized" {  } { { "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_data.mif" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1561379693916 ""}  } { { "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_data.mif" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1561379693916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379694822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379694822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_8la:decode4 " "Elaborating entity \"decode_8la\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_8la:decode4\"" {  } { { "db/altsyncram_npj2.tdf" "decode4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_npj2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379694862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379695166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379695166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_11a:rden_decode_b " "Elaborating entity \"decode_11a\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_11a:rden_decode_b\"" {  } { { "db/altsyncram_npj2.tdf" "rden_decode_b" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_npj2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379695210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379695434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379695434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|mux_5hb:mux6 " "Elaborating entity \"mux_5hb\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|mux_5hb:mux6\"" {  } { { "db/altsyncram_npj2.tdf" "mux6" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_npj2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379695474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cas1.tdf" "mgl_prim2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_cas1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379695882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cas1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_cas1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379695948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379695948 ""}  } { { "db/altsyncram_cas1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_cas1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379695948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7_Interface Display7_Interface:Display70 " "Elaborating entity \"Display7_Interface\" for hierarchy \"Display7_Interface:Display70\"" {  } { { "TopDE.v" "Display70" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7 Display7_Interface:Display70\|Decoder7:Dec0 " "Elaborating entity \"Decoder7\" for hierarchy \"Display7_Interface:Display70\|Decoder7:Dec0\"" {  } { { "Display7/Display7_Interface.v" "Dec0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Display7/Display7_Interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_Interface STOPWATCH_Interface:stopwatch0 " "Elaborating entity \"STOPWATCH_Interface\" for hierarchy \"STOPWATCH_Interface:stopwatch0\"" {  } { { "TopDE.v" "stopwatch0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch_divider_clk STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider " "Elaborating entity \"Stopwatch_divider_clk\" for hierarchy \"STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "divider" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/stopwatch/STOPWATCH_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_interface LFSR_interface:lfsr0 " "Elaborating entity \"LFSR_interface\" for hierarchy \"LFSR_interface:lfsr0\"" {  } { { "TopDE.v" "lfsr0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_word LFSR_interface:lfsr0\|LFSR_word:lfsr " "Elaborating entity \"LFSR_word\" for hierarchy \"LFSR_interface:lfsr0\|LFSR_word:lfsr\"" {  } { { "lfsr/lfsr_interface.v" "lfsr" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/lfsr/lfsr_interface.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Break_Interface Break_Interface:break0 " "Elaborating entity \"Break_Interface\" for hierarchy \"Break_Interface:break0\"" {  } { { "TopDE.v" "break0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker Break_Interface:break0\|breaker:brk0 " "Elaborating entity \"breaker\" for hierarchy \"Break_Interface:break0\|breaker:brk0\"" {  } { { "Tempo/Break_Interface.v" "brk0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/Break_Interface.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker_lpm_constant_kva Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component " "Elaborating entity \"breaker_lpm_constant_kva\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\"" {  } { { "Tempo/breaker.v" "breaker_lpm_constant_kva_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "mgl_prim1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "cvalue 00000000000000000000000000000000 " "Parameter \"cvalue\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_data_in_ram 0 " "Parameter \"is_data_in_ram\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_readable 0 " "Parameter \"is_readable\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "node_name 1112689456 " "Parameter \"node_name\" = \"1112689456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 1 " "Parameter \"numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_count_bits 6 " "Parameter \"shift_count_bits\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_word 32 " "Parameter \"width_word\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 1 " "Parameter \"widthad\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379696786 ""}  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379696786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface VGA_Interface:VGA0 " "Elaborating entity \"VGA_Interface\" for hierarchy \"VGA_Interface:VGA0\"" {  } { { "TopDE.v" "VGA0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379696979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaAdapter VGA_Interface:VGA0\|VgaAdapter:VGA0 " "Elaborating entity \"VgaAdapter\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\"" {  } { { "VGA/VGA_Interface.v" "VGA0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VGA_Interface.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx " "Elaborating entity \"VgaPll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\"" {  } { { "VGA/VgaAdapter.v" "xx" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll_0002 VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst " "Elaborating entity \"VgaPll_0002\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\"" {  } { { "VGA/VgaPll.v" "vgapll_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "altera_pll_i" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1561379697278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697318 ""}  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379697318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0 " "Elaborating entity \"MemoryVGA\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\"" {  } { { "VGA/VgaAdapter.v" "memVGA0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/frame0.mif " "Parameter \"init_file\" = \"./VGA/frame0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379697516 ""}  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379697516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81p2 " "Found entity 1: altsyncram_81p2" {  } { { "db/altsyncram_81p2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_81p2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379697787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379697787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81p2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated " "Elaborating entity \"altsyncram_81p2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379697809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379699455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379699455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_81p2.tdf" "decode2" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_81p2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379699484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379699716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379699716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_81p2.tdf" "rden_decode_a" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_81p2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379699745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379699990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379699990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_81p2.tdf" "mux4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_81p2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379700025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA1 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1 " "Elaborating entity \"MemoryVGA1\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\"" {  } { { "VGA/VgaAdapter.v" "memVGA1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379700715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA1.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379700843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA1.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379700877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/frame1.mif " "Parameter \"init_file\" = \"./VGA/frame1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379700877 ""}  } { { "VGA/MemoryVGA1.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379700877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91p2 " "Found entity 1: altsyncram_91p2" {  } { { "db/altsyncram_91p2.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_91p2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379701145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379701145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91p2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\|altsyncram_91p2:auto_generated " "Elaborating entity \"altsyncram_91p2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\|altsyncram_91p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379701168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDisplay VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0 " "Elaborating entity \"RegDisplay\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\"" {  } { { "VGA/VgaAdapter.v" "RegDisp0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexFont VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0 " "Elaborating entity \"HexFont\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0\"" {  } { { "VGA/RegDisplay.v" "HexF0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/RegDisplay.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TecladoPS2_Interface TecladoPS2_Interface:TecladoPS20 " "Elaborating entity \"TecladoPS2_Interface\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\"" {  } { { "TopDE.v" "TecladoPS20" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot TecladoPS2_Interface:TecladoPS20\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|oneshot:pulser\"" {  } { { "PS2/TecladoPS2_Interface.v" "pulser" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard TecladoPS2_Interface:TecladoPS20\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\"" {  } { { "PS2/TecladoPS2_Interface.v" "kbd" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2ascii TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a " "Elaborating entity \"scan2ascii\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\"" {  } { { "PS2/TecladoPS2_Interface.v" "s2a" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan TecladoPS2_Interface:TecladoPS20\|keyscan:keys1 " "Elaborating entity \"keyscan\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyscan:keys1\"" {  } { { "PS2/TecladoPS2_Interface.v" "keys1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379703988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCODEC_Interface AudioCODEC_Interface:Audio0 " "Elaborating entity \"AudioCODEC_Interface\" for hierarchy \"AudioCODEC_Interface:Audio0\"" {  } { { "TopDE.v" "Audio0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay AudioCODEC_Interface:Audio0\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"AudioCODEC_Interface:Audio0\|Reset_Delay:r0\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "r0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Audio AudioCODEC_Interface:Audio0\|PLL_Audio:pll1 " "Elaborating entity \"PLL_Audio\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "pll1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Audio_0002 AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst " "Elaborating entity \"PLL_Audio_0002\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\"" {  } { { "AudioCODEC/PLL_Audio.v" "pll_audio_inst" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "altera_pll_i" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704513 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1561379704546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.421052 MHz " "Parameter \"output_clock_frequency1\" = \"18.421052 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379704578 ""}  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379704578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u3" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "AudioCODEC/I2C_AV_Config.v" "u0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock AudioCODEC_Interface:Audio0\|audio_clock:u4 " "Elaborating entity \"audio_clock\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_clock:u4\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u4" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter AudioCODEC_Interface:Audio0\|audio_converter:u5 " "Elaborating entity \"audio_converter\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_converter:u5\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u5" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379704978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador_Interface Sintetizador_Interface:Sintetizador0 " "Elaborating entity \"Sintetizador_Interface\" for hierarchy \"Sintetizador_Interface:Sintetizador0\"" {  } { { "TopDE.v" "Sintetizador0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador Sintetizador_Interface:Sintetizador0\|Sintetizador:S1 " "Elaborating entity \"Sintetizador\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "S1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolyphonicSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth " "Elaborating entity \"PolyphonicSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\"" {  } { { "Sintetizador/Sintetizador.v" "synth" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChannelBank Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank " "Elaborating entity \"ChannelBank\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\"" {  } { { "Sintetizador/Synthesizer.sv" "channelBank" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteController Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController " "Elaborating entity \"NoteController\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController\"" {  } { { "Sintetizador/Synthesizer.sv" "noteController" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteInfoDatabase Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase " "Elaborating entity \"NoteInfoDatabase\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\"" {  } { { "Sintetizador/Synthesizer.sv" "noteInfoDatabase" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable " "Elaborating entity \"NoteTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\"" {  } { { "Sintetizador/Note.sv" "noteTable" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Note.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/notes.mif " "Parameter \"init_file\" = \"./Sintetizador/notes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379705658 ""}  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379705658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehf1 " "Found entity 1: altsyncram_ehf1" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_ehf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379705870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379705870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated " "Elaborating entity \"altsyncram_ehf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379705890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer " "Elaborating entity \"SampleSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\"" {  } { { "Sintetizador/Synthesizer.sv" "sampleSynthesizer" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscillator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator " "Elaborating entity \"Oscillator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator\"" {  } { { "Sintetizador/Synthesizer.sv" "oscillator" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter " "Elaborating entity \"DigitalFilter\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter\"" {  } { { "Sintetizador/Synthesizer.sv" "digitalFilter" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envelope Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope " "Elaborating entity \"Envelope\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\"" {  } { { "Sintetizador/Synthesizer.sv" "envelope" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineCalculator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator " "Elaborating entity \"SineCalculator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\"" {  } { { "Sintetizador/Synthesizer.sv" "sineCalculator" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable " "Elaborating entity \"SineTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\"" {  } { { "Sintetizador/SineCalculator.sv" "sineTable" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "altsyncram_component" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379706793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/sine.mif " "Parameter \"init_file\" = \"./Sintetizador/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379706794 ""}  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379706794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agf1 " "Found entity 1: altsyncram_agf1" {  } { { "db/altsyncram_agf1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_agf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379707026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379707026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated " "Elaborating entity \"altsyncram_agf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer " "Elaborating entity \"Mixer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\"" {  } { { "Sintetizador/Synthesizer.sv" "mixer" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyscallSynthControl Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1 " "Elaborating entity \"SyscallSynthControl\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "SSC1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_Interface RS232_Interface:Serial0 " "Elaborating entity \"RS232_Interface\" for hierarchy \"RS232_Interface:Serial0\"" {  } { { "TopDE.v" "Serial0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232tx RS232_Interface:Serial0\|rs232tx:rs232transmitter " "Elaborating entity \"rs232tx\" for hierarchy \"RS232_Interface:Serial0\|rs232tx:rs232transmitter\"" {  } { { "RS232/RS232_Interface.v" "rs232transmitter" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/RS232_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen RS232_Interface:Serial0\|rs232tx:rs232transmitter\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"RS232_Interface:Serial0\|rs232tx:rs232transmitter\|BaudTickGen:tickgen\"" {  } { { "RS232/async.v" "tickgen" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232rx RS232_Interface:Serial0\|rs232rx:rs232receiver " "Elaborating entity \"rs232rx\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\"" {  } { { "RS232/RS232_Interface.v" "rs232receiver" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/RS232_Interface.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen RS232_Interface:Serial0\|rs232rx:rs232receiver\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\|BaudTickGen:tickgen\"" {  } { { "RS232/async.v" "tickgen" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulso RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px " "Elaborating entity \"pulso\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\"" {  } { { "RS232/async.v" "px" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/RS232/async.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379707969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Interface ADC_Interface:ADCI0 " "Elaborating entity \"ADC_Interface\" for hierarchy \"ADC_Interface:ADCI0\"" {  } { { "TopDE.v" "ADCI0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379708078 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ADC_Interface.v(51) " "Verilog HDL Case Statement warning at ADC_Interface.v(51): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ADC/ADC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/ADC/ADC_Interface.v" 51 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1561379708082 "|TopDE|ADC_Interface:ADCI0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Interface:ADCI0\|ADC_Controller:ADC0 " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\"" {  } { { "ADC/ADC_Interface.v" "ADC0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/ADC/ADC_Interface.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379708192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller_adc_mega_0 ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADC_Controller_adc_mega_0\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\"" {  } { { "MMIO/synthesis/ADC_Controller.v" "adc_mega_0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/MMIO/synthesis/ADC_Controller.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379708236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379708310 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561379711479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.24.09:35:22 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl " "2019.06.24.09:35:22 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379722292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379729771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379730388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379735305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379735673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379736034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379736453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379736520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379736528 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561379737506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8245b184/alt_sld_fab.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379738250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379738250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379738511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379738511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379738566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379738566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379738765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379738765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379739007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379739007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379739007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379739230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379739230 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_agf1.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_agf1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineTable.v" 81 0 0 } } { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv" 26 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 68 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv" 121 0 0 } } { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador.v" 76 0 0 } } { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 43 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 733 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1561379744087 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } } { "AudioCODEC/PLL_Audio.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v" 22 0 0 } } { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 61 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 708 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } } { "VGA/VgaPll.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaPll.v" 22 0 0 } } { "VGA/VgaAdapter.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VgaAdapter.v" 77 0 0 } } { "VGA/VGA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/VGA/VGA_Interface.v" 54 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 651 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[4].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379744087 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1561379744087 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1561379744087 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561379744884 "|TopDE|CLOCK_Interface:CLOCK0|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK~0 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK~0" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561379744884 "|TopDE|CLOCK_Interface:CLOCK0|CLK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|oCLK_50 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|oCLK_50" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561379744884 "|TopDE|CLOCK_Interface:CLOCK0|oCLK_50"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561379744884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379749949 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0 " "RAM logic \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AudioCODEC/I2C_AV_Config.v" "Ram0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v" 117 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1561379750303 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1561379750303 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE0.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE1.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE2.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE3.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE4.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE5.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE6.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE7.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767715 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561379767715 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div0\"" {  } { { "CPU/ALU.v" "Div0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div1\"" {  } { { "CPU/ALU.v" "Div1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod0\"" {  } { { "CPU/ALU.v" "Mod0" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767790 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod1\"" {  } { { "CPU/ALU.v" "Mod1" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379767790 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561379767790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379767977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE0.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379767977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379767977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s761 " "Found entity 1: altsyncram_s761" {  } { { "db/altsyncram_s761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_s761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379768175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379768175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379768375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE1.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379768375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t761 " "Found entity 1: altsyncram_t761" {  } { { "db/altsyncram_t761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_t761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379768601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379768601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379768939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE2.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379768939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379768939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u761 " "Found entity 1: altsyncram_u761" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_u761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379769156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379769156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379769419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE3.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379769420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v761 " "Found entity 1: altsyncram_v761" {  } { { "db/altsyncram_v761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_v761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379769628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379769628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379769813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE4.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379769813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379769813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0861 " "Found entity 1: altsyncram_0861" {  } { { "db/altsyncram_0861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_0861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379770044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379770044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379770306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE5.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE5.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770306 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379770306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1861 " "Found entity 1: altsyncram_1861" {  } { { "db/altsyncram_1861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_1861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379770549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379770549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379770826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE6.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE6.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379770827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379770827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2861 " "Found entity 1: altsyncram_2861" {  } { { "db/altsyncram_2861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_2861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379771084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379771084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379771264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE7.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE7.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379771264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379771264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3861 " "Found entity 1: altsyncram_3861" {  } { { "db/altsyncram_3861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_3861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379771482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379771482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379772000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379772000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379772000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379772000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379772000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379772000 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379772000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379772190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379772190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379772379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379772379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379772692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379772692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379773184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379773184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379773502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379773502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379773502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379773502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379773502 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379773502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379773695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379773695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379773939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379773939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379774227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379774228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379774228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379774228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379774228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379774228 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379774228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379774401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379774401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379775083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379775083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379775083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379775083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561379775083 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/ALU.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561379775083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561379775262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379775262 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561379776822 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscrevePCBack CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Duplicate LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oEscrevePCBack\" merged with LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR\"" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1561379782748 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigAULA\[0\] CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Duplicate LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigAULA\[0\]\" merged with LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR\"" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1561379782748 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigBULA\[0\] CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Duplicate LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigBULA\[0\]\" merged with LATCH primitive \"CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR\"" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/CPU/Control_MULTI.v" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1561379782748 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1561379782748 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1561379793798 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1561379793798 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory_Interface:MEMORY\|wReadData\[0\] DReadData\[0\] " "Converted the fan-out from the tri-state buffer \"Memory_Interface:MEMORY\|wReadData\[0\]\" to the node \"DReadData\[0\]\" into an OR gate" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[1\] DReadData\[1\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[1\]\" to the node \"DReadData\[1\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[2\] DReadData\[2\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[2\]\" to the node \"DReadData\[2\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[3\] DReadData\[3\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[3\]\" to the node \"DReadData\[3\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[4\] DReadData\[4\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[4\]\" to the node \"DReadData\[4\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[5\] DReadData\[5\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[5\]\" to the node \"DReadData\[5\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[6\] DReadData\[6\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[6\]\" to the node \"DReadData\[6\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[7\] DReadData\[7\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[7\]\" to the node \"DReadData\[7\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[8\] DReadData\[8\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[8\]\" to the node \"DReadData\[8\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[9\] DReadData\[9\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[9\]\" to the node \"DReadData\[9\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[10\] DReadData\[10\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[10\]\" to the node \"DReadData\[10\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[11\] DReadData\[11\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[11\]\" to the node \"DReadData\[11\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[12\] DReadData\[12\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[12\]\" to the node \"DReadData\[12\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[13\] DReadData\[13\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[13\]\" to the node \"DReadData\[13\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[14\] DReadData\[14\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[14\]\" to the node \"DReadData\[14\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[15\] DReadData\[15\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[15\]\" to the node \"DReadData\[15\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[16\] DReadData\[16\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[16\]\" to the node \"DReadData\[16\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[17\] DReadData\[17\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[17\]\" to the node \"DReadData\[17\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[18\] DReadData\[18\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[18\]\" to the node \"DReadData\[18\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[19\] DReadData\[19\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[19\]\" to the node \"DReadData\[19\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[20\] DReadData\[20\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[20\]\" to the node \"DReadData\[20\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[21\] DReadData\[21\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[21\]\" to the node \"DReadData\[21\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[22\] DReadData\[22\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[22\]\" to the node \"DReadData\[22\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[23\] DReadData\[23\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[23\]\" to the node \"DReadData\[23\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[24\] DReadData\[24\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[24\]\" to the node \"DReadData\[24\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[25\] DReadData\[25\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[25\]\" to the node \"DReadData\[25\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[26\] DReadData\[26\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[26\]\" to the node \"DReadData\[26\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[27\] DReadData\[27\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[27\]\" to the node \"DReadData\[27\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[28\] DReadData\[28\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[28\]\" to the node \"DReadData\[28\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[29\] DReadData\[29\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[29\]\" to the node \"DReadData\[29\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[30\] DReadData\[30\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[30\]\" to the node \"DReadData\[30\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[31\] DReadData\[31\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[31\]\" to the node \"DReadData\[31\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 1 1561379793811 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1561379793811 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379794266 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1561379794266 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADC_CS_N " "Inserted always-enabled tri-state buffer between \"ADC_CS_N\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1561379794762 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1561379794762 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1561379794764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1561379794764 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1561379794764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1561379795819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1561379795819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1561379795819 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1561379795819 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_BCLK\" is moved to its source" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 0 1561379795820 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 21 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 0 1561379795820 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 0 1561379795820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 132 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1561379796273 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1561379796273 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379798077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ADC_CS_N~synth " "Node \"ADC_CS_N~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379798077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379798077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379798077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379798077 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561379798077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561379798079 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561379798079 "|TopDE|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561379798079 "|TopDE|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561379798079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561379829904 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_3861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_3861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_3861.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830303 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_0861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_0861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_0861.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830304 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_v761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_v761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_v761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_v761.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830305 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_t761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_t761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_t761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_t761.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830305 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_1861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_1861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_1861.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830306 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_u761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_u761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_u761.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830307 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_2861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_2861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2861.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_2861.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830307 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_s761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_s761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_s761.tdf" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/db/altsyncram_s761.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 674 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379830309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379835301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561379853213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561379853213 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1561379862837 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1561379862837 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1561379863204 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1561379863204 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "531 " "Design contains 531 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[12\] " "Pin \"PC\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[13\] " "Pin \"PC\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[14\] " "Pin \"PC\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[15\] " "Pin \"PC\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[16\] " "Pin \"PC\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[17\] " "Pin \"PC\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[18\] " "Pin \"PC\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[19\] " "Pin \"PC\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[20\] " "Pin \"PC\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[21\] " "Pin \"PC\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[22\] " "Pin \"PC\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[23\] " "Pin \"PC\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[24\] " "Pin \"PC\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[25\] " "Pin \"PC\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[26\] " "Pin \"PC\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[27\] " "Pin \"PC\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[28\] " "Pin \"PC\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[29\] " "Pin \"PC\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[30\] " "Pin \"PC\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[31\] " "Pin \"PC\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[0\] " "Pin \"Saida_ULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[1\] " "Pin \"Saida_ULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[2\] " "Pin \"Saida_ULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[3\] " "Pin \"Saida_ULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[4\] " "Pin \"Saida_ULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[5\] " "Pin \"Saida_ULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[6\] " "Pin \"Saida_ULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[7\] " "Pin \"Saida_ULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[8\] " "Pin \"Saida_ULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[9\] " "Pin \"Saida_ULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[10\] " "Pin \"Saida_ULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[11\] " "Pin \"Saida_ULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[12\] " "Pin \"Saida_ULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[13\] " "Pin \"Saida_ULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[14\] " "Pin \"Saida_ULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[15\] " "Pin \"Saida_ULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[16\] " "Pin \"Saida_ULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[17\] " "Pin \"Saida_ULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[18\] " "Pin \"Saida_ULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[19\] " "Pin \"Saida_ULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[20\] " "Pin \"Saida_ULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[21\] " "Pin \"Saida_ULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[22\] " "Pin \"Saida_ULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[23\] " "Pin \"Saida_ULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[24\] " "Pin \"Saida_ULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[25\] " "Pin \"Saida_ULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[26\] " "Pin \"Saida_ULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[27\] " "Pin \"Saida_ULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[28\] " "Pin \"Saida_ULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[29\] " "Pin \"Saida_ULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[30\] " "Pin \"Saida_ULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[31\] " "Pin \"Saida_ULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[0\] " "Pin \"Estado\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[1\] " "Pin \"Estado\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[3\] " "Pin \"Estado\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[4\] " "Pin \"Estado\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[5\] " "Pin \"Estado\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[0\] " "Pin \"BR_Leitura1\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[1\] " "Pin \"BR_Leitura1\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[2\] " "Pin \"BR_Leitura1\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[3\] " "Pin \"BR_Leitura1\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[4\] " "Pin \"BR_Leitura1\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[2\] " "Pin \"Estado\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[0\] " "Pin \"Uniao\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 179 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[1\] " "Pin \"Uniao\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 179 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[5\] " "Pin \"BR_Leitura1\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[6\] " "Pin \"BR_Leitura1\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[7\] " "Pin \"BR_Leitura1\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[8\] " "Pin \"BR_Leitura1\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[9\] " "Pin \"BR_Leitura1\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[10\] " "Pin \"BR_Leitura1\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[11\] " "Pin \"BR_Leitura1\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[12\] " "Pin \"BR_Leitura1\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[13\] " "Pin \"BR_Leitura1\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[14\] " "Pin \"BR_Leitura1\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[15\] " "Pin \"BR_Leitura1\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[16\] " "Pin \"BR_Leitura1\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[17\] " "Pin \"BR_Leitura1\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[18\] " "Pin \"BR_Leitura1\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[19\] " "Pin \"BR_Leitura1\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[20\] " "Pin \"BR_Leitura1\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[21\] " "Pin \"BR_Leitura1\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[22\] " "Pin \"BR_Leitura1\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[23\] " "Pin \"BR_Leitura1\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[24\] " "Pin \"BR_Leitura1\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[25\] " "Pin \"BR_Leitura1\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[26\] " "Pin \"BR_Leitura1\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[27\] " "Pin \"BR_Leitura1\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[28\] " "Pin \"BR_Leitura1\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[29\] " "Pin \"BR_Leitura1\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[30\] " "Pin \"BR_Leitura1\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[31\] " "Pin \"BR_Leitura1\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[0\] " "Pin \"BR_Leitura2\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[1\] " "Pin \"BR_Leitura2\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[2\] " "Pin \"BR_Leitura2\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[3\] " "Pin \"BR_Leitura2\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[4\] " "Pin \"BR_Leitura2\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[5\] " "Pin \"BR_Leitura2\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[6\] " "Pin \"BR_Leitura2\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[7\] " "Pin \"BR_Leitura2\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[8\] " "Pin \"BR_Leitura2\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[9\] " "Pin \"BR_Leitura2\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[10\] " "Pin \"BR_Leitura2\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[11\] " "Pin \"BR_Leitura2\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[12\] " "Pin \"BR_Leitura2\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[13\] " "Pin \"BR_Leitura2\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[14\] " "Pin \"BR_Leitura2\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[15\] " "Pin \"BR_Leitura2\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[16\] " "Pin \"BR_Leitura2\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[17\] " "Pin \"BR_Leitura2\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[18\] " "Pin \"BR_Leitura2\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[19\] " "Pin \"BR_Leitura2\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[20\] " "Pin \"BR_Leitura2\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[21\] " "Pin \"BR_Leitura2\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[22\] " "Pin \"BR_Leitura2\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[23\] " "Pin \"BR_Leitura2\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[24\] " "Pin \"BR_Leitura2\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[25\] " "Pin \"BR_Leitura2\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[26\] " "Pin \"BR_Leitura2\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[27\] " "Pin \"BR_Leitura2\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[28\] " "Pin \"BR_Leitura2\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[29\] " "Pin \"BR_Leitura2\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[30\] " "Pin \"BR_Leitura2\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[31\] " "Pin \"BR_Leitura2\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[0\] " "Pin \"BR_Escrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[1\] " "Pin \"BR_Escrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[2\] " "Pin \"BR_Escrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[3\] " "Pin \"BR_Escrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[4\] " "Pin \"BR_Escrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[5\] " "Pin \"BR_Escrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[6\] " "Pin \"BR_Escrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[7\] " "Pin \"BR_Escrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[8\] " "Pin \"BR_Escrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[9\] " "Pin \"BR_Escrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[10\] " "Pin \"BR_Escrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[11\] " "Pin \"BR_Escrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[12\] " "Pin \"BR_Escrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[13\] " "Pin \"BR_Escrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[14\] " "Pin \"BR_Escrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[15\] " "Pin \"BR_Escrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[16\] " "Pin \"BR_Escrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[17\] " "Pin \"BR_Escrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[18\] " "Pin \"BR_Escrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[19\] " "Pin \"BR_Escrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[20\] " "Pin \"BR_Escrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[21\] " "Pin \"BR_Escrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[22\] " "Pin \"BR_Escrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[23\] " "Pin \"BR_Escrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[24\] " "Pin \"BR_Escrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[25\] " "Pin \"BR_Escrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[26\] " "Pin \"BR_Escrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[27\] " "Pin \"BR_Escrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[28\] " "Pin \"BR_Escrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[29\] " "Pin \"BR_Escrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[30\] " "Pin \"BR_Escrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[31\] " "Pin \"BR_Escrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[0\] " "Pin \"RegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[1\] " "Pin \"RegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[2\] " "Pin \"RegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[3\] " "Pin \"RegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[4\] " "Pin \"RegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[5\] " "Pin \"RegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[6\] " "Pin \"RegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[7\] " "Pin \"RegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[8\] " "Pin \"RegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[9\] " "Pin \"RegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[10\] " "Pin \"RegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[11\] " "Pin \"RegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[12\] " "Pin \"RegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[13\] " "Pin \"RegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[14\] " "Pin \"RegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[15\] " "Pin \"RegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[16\] " "Pin \"RegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[17\] " "Pin \"RegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[18\] " "Pin \"RegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[19\] " "Pin \"RegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[20\] " "Pin \"RegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[21\] " "Pin \"RegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[22\] " "Pin \"RegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[23\] " "Pin \"RegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[24\] " "Pin \"RegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[25\] " "Pin \"RegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[26\] " "Pin \"RegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[27\] " "Pin \"RegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[28\] " "Pin \"RegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[29\] " "Pin \"RegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[30\] " "Pin \"RegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[31\] " "Pin \"RegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[0\] " "Pin \"FRegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[1\] " "Pin \"FRegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[2\] " "Pin \"FRegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[3\] " "Pin \"FRegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[4\] " "Pin \"FRegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[5\] " "Pin \"FRegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[6\] " "Pin \"FRegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[7\] " "Pin \"FRegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[8\] " "Pin \"FRegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[9\] " "Pin \"FRegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[10\] " "Pin \"FRegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[11\] " "Pin \"FRegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[12\] " "Pin \"FRegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[13\] " "Pin \"FRegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[14\] " "Pin \"FRegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[15\] " "Pin \"FRegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[16\] " "Pin \"FRegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[17\] " "Pin \"FRegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[18\] " "Pin \"FRegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[19\] " "Pin \"FRegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[20\] " "Pin \"FRegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[21\] " "Pin \"FRegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[22\] " "Pin \"FRegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[23\] " "Pin \"FRegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[24\] " "Pin \"FRegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[25\] " "Pin \"FRegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[26\] " "Pin \"FRegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[27\] " "Pin \"FRegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[28\] " "Pin \"FRegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[29\] " "Pin \"FRegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[30\] " "Pin \"FRegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[31\] " "Pin \"FRegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[0\] " "Pin \"MemD_Endereco\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[1\] " "Pin \"MemD_Endereco\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[2\] " "Pin \"MemD_Endereco\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[3\] " "Pin \"MemD_Endereco\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[4\] " "Pin \"MemD_Endereco\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[5\] " "Pin \"MemD_Endereco\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[6\] " "Pin \"MemD_Endereco\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[7\] " "Pin \"MemD_Endereco\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[8\] " "Pin \"MemD_Endereco\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[9\] " "Pin \"MemD_Endereco\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[10\] " "Pin \"MemD_Endereco\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[11\] " "Pin \"MemD_Endereco\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[12\] " "Pin \"MemD_Endereco\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[13\] " "Pin \"MemD_Endereco\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[14\] " "Pin \"MemD_Endereco\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[15\] " "Pin \"MemD_Endereco\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[16\] " "Pin \"MemD_Endereco\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[17\] " "Pin \"MemD_Endereco\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[18\] " "Pin \"MemD_Endereco\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[19\] " "Pin \"MemD_Endereco\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[20\] " "Pin \"MemD_Endereco\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[21\] " "Pin \"MemD_Endereco\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[22\] " "Pin \"MemD_Endereco\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[23\] " "Pin \"MemD_Endereco\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[24\] " "Pin \"MemD_Endereco\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[25\] " "Pin \"MemD_Endereco\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[26\] " "Pin \"MemD_Endereco\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[27\] " "Pin \"MemD_Endereco\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[28\] " "Pin \"MemD_Endereco\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[29\] " "Pin \"MemD_Endereco\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[30\] " "Pin \"MemD_Endereco\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[31\] " "Pin \"MemD_Endereco\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[0\] " "Pin \"MemD_DadoEscrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[1\] " "Pin \"MemD_DadoEscrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[2\] " "Pin \"MemD_DadoEscrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[3\] " "Pin \"MemD_DadoEscrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[4\] " "Pin \"MemD_DadoEscrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[5\] " "Pin \"MemD_DadoEscrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[6\] " "Pin \"MemD_DadoEscrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[7\] " "Pin \"MemD_DadoEscrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[8\] " "Pin \"MemD_DadoEscrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[9\] " "Pin \"MemD_DadoEscrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[10\] " "Pin \"MemD_DadoEscrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[11\] " "Pin \"MemD_DadoEscrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[12\] " "Pin \"MemD_DadoEscrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[13\] " "Pin \"MemD_DadoEscrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[14\] " "Pin \"MemD_DadoEscrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[15\] " "Pin \"MemD_DadoEscrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[16\] " "Pin \"MemD_DadoEscrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[17\] " "Pin \"MemD_DadoEscrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[18\] " "Pin \"MemD_DadoEscrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[19\] " "Pin \"MemD_DadoEscrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[20\] " "Pin \"MemD_DadoEscrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[21\] " "Pin \"MemD_DadoEscrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[22\] " "Pin \"MemD_DadoEscrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[23\] " "Pin \"MemD_DadoEscrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[24\] " "Pin \"MemD_DadoEscrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[25\] " "Pin \"MemD_DadoEscrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[26\] " "Pin \"MemD_DadoEscrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[27\] " "Pin \"MemD_DadoEscrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[28\] " "Pin \"MemD_DadoEscrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[29\] " "Pin \"MemD_DadoEscrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[30\] " "Pin \"MemD_DadoEscrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[31\] " "Pin \"MemD_DadoEscrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[0\] " "Pin \"MemD_ByteEnable\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 169 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[1\] " "Pin \"MemD_ByteEnable\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 169 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[2\] " "Pin \"MemD_ByteEnable\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 169 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[3\] " "Pin \"MemD_ByteEnable\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 169 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[0\] " "Pin \"Debug\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[1\] " "Pin \"Debug\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[2\] " "Pin \"Debug\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[3\] " "Pin \"Debug\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[4\] " "Pin \"Debug\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[5\] " "Pin \"Debug\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[6\] " "Pin \"Debug\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[7\] " "Pin \"Debug\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[8\] " "Pin \"Debug\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[9\] " "Pin \"Debug\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[10\] " "Pin \"Debug\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[11\] " "Pin \"Debug\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[12\] " "Pin \"Debug\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[13\] " "Pin \"Debug\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[14\] " "Pin \"Debug\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[15\] " "Pin \"Debug\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[16\] " "Pin \"Debug\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[17\] " "Pin \"Debug\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[18\] " "Pin \"Debug\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[19\] " "Pin \"Debug\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[20\] " "Pin \"Debug\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[21\] " "Pin \"Debug\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[22\] " "Pin \"Debug\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[23\] " "Pin \"Debug\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[24\] " "Pin \"Debug\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[25\] " "Pin \"Debug\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[26\] " "Pin \"Debug\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[27\] " "Pin \"Debug\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[28\] " "Pin \"Debug\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[29\] " "Pin \"Debug\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[30\] " "Pin \"Debug\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[31\] " "Pin \"Debug\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[0\] " "Pin \"Saida_FPULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[1\] " "Pin \"Saida_FPULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[2\] " "Pin \"Saida_FPULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[3\] " "Pin \"Saida_FPULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[4\] " "Pin \"Saida_FPULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[5\] " "Pin \"Saida_FPULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[6\] " "Pin \"Saida_FPULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[7\] " "Pin \"Saida_FPULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[8\] " "Pin \"Saida_FPULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[9\] " "Pin \"Saida_FPULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[10\] " "Pin \"Saida_FPULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[11\] " "Pin \"Saida_FPULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[12\] " "Pin \"Saida_FPULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[13\] " "Pin \"Saida_FPULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[14\] " "Pin \"Saida_FPULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[15\] " "Pin \"Saida_FPULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[16\] " "Pin \"Saida_FPULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[17\] " "Pin \"Saida_FPULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[18\] " "Pin \"Saida_FPULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[19\] " "Pin \"Saida_FPULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[20\] " "Pin \"Saida_FPULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[21\] " "Pin \"Saida_FPULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[22\] " "Pin \"Saida_FPULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[23\] " "Pin \"Saida_FPULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[24\] " "Pin \"Saida_FPULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[25\] " "Pin \"Saida_FPULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[26\] " "Pin \"Saida_FPULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[27\] " "Pin \"Saida_FPULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[28\] " "Pin \"Saida_FPULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[29\] " "Pin \"Saida_FPULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[30\] " "Pin \"Saida_FPULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_FPULA\[31\] " "Pin \"Saida_FPULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 180 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[0\] " "Pin \"FRegister1\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[1\] " "Pin \"FRegister1\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[2\] " "Pin \"FRegister1\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[3\] " "Pin \"FRegister1\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[4\] " "Pin \"FRegister1\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[5\] " "Pin \"FRegister1\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[6\] " "Pin \"FRegister1\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[7\] " "Pin \"FRegister1\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[8\] " "Pin \"FRegister1\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[9\] " "Pin \"FRegister1\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[10\] " "Pin \"FRegister1\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[11\] " "Pin \"FRegister1\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[12\] " "Pin \"FRegister1\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[13\] " "Pin \"FRegister1\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[14\] " "Pin \"FRegister1\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[15\] " "Pin \"FRegister1\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[16\] " "Pin \"FRegister1\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[17\] " "Pin \"FRegister1\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[18\] " "Pin \"FRegister1\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[19\] " "Pin \"FRegister1\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[20\] " "Pin \"FRegister1\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[21\] " "Pin \"FRegister1\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[22\] " "Pin \"FRegister1\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[23\] " "Pin \"FRegister1\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[24\] " "Pin \"FRegister1\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[25\] " "Pin \"FRegister1\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[26\] " "Pin \"FRegister1\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[27\] " "Pin \"FRegister1\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[28\] " "Pin \"FRegister1\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[29\] " "Pin \"FRegister1\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[30\] " "Pin \"FRegister1\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister1\[31\] " "Pin \"FRegister1\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 181 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[0\] " "Pin \"FRegister2\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[1\] " "Pin \"FRegister2\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[2\] " "Pin \"FRegister2\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[3\] " "Pin \"FRegister2\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[4\] " "Pin \"FRegister2\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[5\] " "Pin \"FRegister2\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[6\] " "Pin \"FRegister2\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[7\] " "Pin \"FRegister2\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[8\] " "Pin \"FRegister2\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[9\] " "Pin \"FRegister2\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[10\] " "Pin \"FRegister2\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[11\] " "Pin \"FRegister2\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[12\] " "Pin \"FRegister2\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[13\] " "Pin \"FRegister2\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[14\] " "Pin \"FRegister2\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[15\] " "Pin \"FRegister2\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[16\] " "Pin \"FRegister2\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[17\] " "Pin \"FRegister2\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[18\] " "Pin \"FRegister2\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[19\] " "Pin \"FRegister2\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[20\] " "Pin \"FRegister2\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[21\] " "Pin \"FRegister2\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[22\] " "Pin \"FRegister2\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[23\] " "Pin \"FRegister2\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[24\] " "Pin \"FRegister2\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[25\] " "Pin \"FRegister2\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[26\] " "Pin \"FRegister2\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[27\] " "Pin \"FRegister2\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[28\] " "Pin \"FRegister2\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[29\] " "Pin \"FRegister2\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[30\] " "Pin \"FRegister2\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegister2\[31\] " "Pin \"FRegister2\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 182 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[0\] " "Pin \"Entrada1_FPULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[1\] " "Pin \"Entrada1_FPULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[2\] " "Pin \"Entrada1_FPULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[3\] " "Pin \"Entrada1_FPULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[4\] " "Pin \"Entrada1_FPULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[5\] " "Pin \"Entrada1_FPULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[6\] " "Pin \"Entrada1_FPULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[7\] " "Pin \"Entrada1_FPULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[8\] " "Pin \"Entrada1_FPULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[9\] " "Pin \"Entrada1_FPULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[10\] " "Pin \"Entrada1_FPULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[11\] " "Pin \"Entrada1_FPULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[12\] " "Pin \"Entrada1_FPULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[13\] " "Pin \"Entrada1_FPULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[14\] " "Pin \"Entrada1_FPULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[15\] " "Pin \"Entrada1_FPULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[16\] " "Pin \"Entrada1_FPULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[17\] " "Pin \"Entrada1_FPULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[18\] " "Pin \"Entrada1_FPULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[19\] " "Pin \"Entrada1_FPULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[20\] " "Pin \"Entrada1_FPULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[21\] " "Pin \"Entrada1_FPULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[22\] " "Pin \"Entrada1_FPULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[23\] " "Pin \"Entrada1_FPULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[24\] " "Pin \"Entrada1_FPULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[25\] " "Pin \"Entrada1_FPULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[26\] " "Pin \"Entrada1_FPULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[27\] " "Pin \"Entrada1_FPULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[28\] " "Pin \"Entrada1_FPULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[29\] " "Pin \"Entrada1_FPULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[30\] " "Pin \"Entrada1_FPULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada1_FPULA\[31\] " "Pin \"Entrada1_FPULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 183 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[0\] " "Pin \"Entrada_FRegister\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[1\] " "Pin \"Entrada_FRegister\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[2\] " "Pin \"Entrada_FRegister\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[3\] " "Pin \"Entrada_FRegister\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[4\] " "Pin \"Entrada_FRegister\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[5\] " "Pin \"Entrada_FRegister\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[6\] " "Pin \"Entrada_FRegister\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[7\] " "Pin \"Entrada_FRegister\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[8\] " "Pin \"Entrada_FRegister\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[9\] " "Pin \"Entrada_FRegister\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[10\] " "Pin \"Entrada_FRegister\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[11\] " "Pin \"Entrada_FRegister\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[12\] " "Pin \"Entrada_FRegister\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[13\] " "Pin \"Entrada_FRegister\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[14\] " "Pin \"Entrada_FRegister\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[15\] " "Pin \"Entrada_FRegister\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[16\] " "Pin \"Entrada_FRegister\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[17\] " "Pin \"Entrada_FRegister\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[18\] " "Pin \"Entrada_FRegister\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[19\] " "Pin \"Entrada_FRegister\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[20\] " "Pin \"Entrada_FRegister\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[21\] " "Pin \"Entrada_FRegister\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[22\] " "Pin \"Entrada_FRegister\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[23\] " "Pin \"Entrada_FRegister\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[24\] " "Pin \"Entrada_FRegister\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[25\] " "Pin \"Entrada_FRegister\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[26\] " "Pin \"Entrada_FRegister\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[27\] " "Pin \"Entrada_FRegister\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[28\] " "Pin \"Entrada_FRegister\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[29\] " "Pin \"Entrada_FRegister\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[30\] " "Pin \"Entrada_FRegister\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Entrada_FRegister\[31\] " "Pin \"Entrada_FRegister\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 184 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[0\] " "Pin \"Instrucao\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[1\] " "Pin \"Instrucao\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[2\] " "Pin \"Instrucao\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[3\] " "Pin \"Instrucao\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[4\] " "Pin \"Instrucao\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[5\] " "Pin \"Instrucao\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[6\] " "Pin \"Instrucao\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[7\] " "Pin \"Instrucao\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[8\] " "Pin \"Instrucao\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[9\] " "Pin \"Instrucao\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[10\] " "Pin \"Instrucao\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[11\] " "Pin \"Instrucao\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[12\] " "Pin \"Instrucao\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[13\] " "Pin \"Instrucao\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[14\] " "Pin \"Instrucao\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[15\] " "Pin \"Instrucao\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[16\] " "Pin \"Instrucao\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[17\] " "Pin \"Instrucao\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[18\] " "Pin \"Instrucao\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[19\] " "Pin \"Instrucao\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[20\] " "Pin \"Instrucao\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[21\] " "Pin \"Instrucao\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[22\] " "Pin \"Instrucao\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[23\] " "Pin \"Instrucao\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[24\] " "Pin \"Instrucao\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[25\] " "Pin \"Instrucao\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[26\] " "Pin \"Instrucao\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[27\] " "Pin \"Instrucao\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[28\] " "Pin \"Instrucao\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[29\] " "Pin \"Instrucao\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[30\] " "Pin \"Instrucao\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[31\] " "Pin \"Instrucao\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Escreve_FReg " "Pin \"Escreve_FReg\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 250 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[2\] " "Pin \"Uniao\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 179 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[2\] " "Pin \"RegDispSelect\[2\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[3\] " "Pin \"RegDispSelect\[3\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[0\] " "Pin \"RegDispSelect\[0\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[1\] " "Pin \"RegDispSelect\[1\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1561379863616 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[4\] " "Pin \"RegDispSelect\[4\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1561379863616 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1561379863616 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "829 " "Ignored 829 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[0\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[0\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[1\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[1\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[2\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[2\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[3\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[3\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[4\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[4\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[5\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[5\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[6\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[6\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[7\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[7\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[8\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[8\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[9\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[9\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[10\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[10\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[11\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[11\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[12\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[12\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[13\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[13\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[14\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[14\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[15\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[15\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[16\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[16\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[17\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[17\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[18\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[18\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[19\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[19\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[20\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[20\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[21\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[21\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[22\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[22\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[23\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[23\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[24\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[24\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[25\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[25\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[26\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[26\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[27\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[27\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[28\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[28\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[29\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[29\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[30\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[30\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[31\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[31\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[6\] " "Ignored Virtual Pin assignment to \"wID_Instr\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[20\] " "Ignored Virtual Pin assignment to \"wID_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_Instr " "Ignored Virtual Pin assignment to \"oiIF_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[27\] " "Ignored Virtual Pin assignment to \"wID_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[17\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[9\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[5\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[14\] " "Ignored Virtual Pin assignment to \"wID_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[3\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[21\] " "Ignored Virtual Pin assignment to \"wID_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[11\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[8\] " "Ignored Virtual Pin assignment to \"wID_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[5\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1 " "Ignored Virtual Pin assignment to \"BR_Leitura1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[28\] " "Ignored Virtual Pin assignment to \"wID_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[14\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[17\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[13\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[0\] " "Ignored Virtual Pin assignment to \"wID_Instr\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[2\] " "Ignored Virtual Pin assignment to \"wID_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[8\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[18\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[20\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[1\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[29\] " "Ignored Virtual Pin assignment to \"wID_Instr\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[31\] " "Ignored Virtual Pin assignment to \"wID_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[7\] " "Ignored Virtual Pin assignment to \"wID_Instr\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita " "Ignored Virtual Pin assignment to \"BR_Escrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC " "Ignored Virtual Pin assignment to \"wID_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[5\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[29\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[27\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[27\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[31\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[0\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad " "Ignored Virtual Pin assignment to \"wWB_MemLoad\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[22\] " "Ignored Virtual Pin assignment to \"wID_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[16\] " "Ignored Virtual Pin assignment to \"wID_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao " "Ignored Virtual Pin assignment to \"Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[21\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr " "Ignored Virtual Pin assignment to \"wiIF_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[3\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[4\] " "Ignored Virtual Pin assignment to \"wID_Instr\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[6\] " "Ignored Virtual Pin assignment to \"wID_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[3\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[3\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[22\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[30\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[3\] " "Ignored Virtual Pin assignment to \"wID_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[4\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[12\] " "Ignored Virtual Pin assignment to \"wID_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2 " "Ignored Virtual Pin assignment to \"wEX_Rs2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4 " "Ignored Virtual Pin assignment to \"wMEM_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2 " "Ignored Virtual Pin assignment to \"BR_Leitura2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType " "Ignored Virtual Pin assignment to \"wEX_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[26\] " "Ignored Virtual Pin assignment to \"wID_Instr\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[2\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[21\] " "Ignored Virtual Pin assignment to \"wID_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[13\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[0\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[1\] " "Ignored Virtual Pin assignment to \"wID_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[27\] " "Ignored Virtual Pin assignment to \"wID_Instr\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC " "Ignored Virtual Pin assignment to \"wEX_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[26\] " "Ignored Virtual Pin assignment to \"wID_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[13\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao " "Ignored Virtual Pin assignment to \"wMEM_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[3\] " "Ignored Virtual Pin assignment to \"wID_Instr\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CMem2Reg\[1\] " "Ignored Virtual Pin assignment to \"wWB_CMem2Reg\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[1\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[23\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[25\] " "Ignored Virtual Pin assignment to \"wID_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco " "Ignored Virtual Pin assignment to \"MemD_Endereco\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[10\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[4\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[22\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[17\] " "Ignored Virtual Pin assignment to \"wID_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[7\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oWB_RegWrite " "Ignored Virtual Pin assignment to \"oWB_RegWrite\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[24\] " "Ignored Virtual Pin assignment to \"wID_Instr\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug " "Ignored Virtual Pin assignment to \"Debug\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[23\] " "Ignored Virtual Pin assignment to \"wID_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[20\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[8\] " "Ignored Virtual Pin assignment to \"wID_Instr\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[20\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl " "Ignored Virtual Pin assignment to \"wEX_CALUControl\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[21\] " "Ignored Virtual Pin assignment to \"wID_Instr\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[18\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[10\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC " "Ignored Virtual Pin assignment to \"wMEM_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[17\] " "Ignored Virtual Pin assignment to \"wID_Instr\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[26\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[3\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[24\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[17\] " "Ignored Virtual Pin assignment to \"wID_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[8\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[0\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[3\] " "Ignored Virtual Pin assignment to \"wID_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[24\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[7\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[23\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[17\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[4\] " "Ignored Virtual Pin assignment to \"wID_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[31\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[31\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegEXMEM " "Ignored Virtual Pin assignment to \"oRegEXMEM\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[21\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[13\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[29\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[29\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[13\] " "Ignored Virtual Pin assignment to \"wID_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[12\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CMem2Reg\[1\] " "Ignored Virtual Pin assignment to \"wMEM_CMem2Reg\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3 " "Ignored Virtual Pin assignment to \"wEX_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[8\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[16\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[20\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[24\] " "Ignored Virtual Pin assignment to \"wID_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[22\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[9\] " "Ignored Virtual Pin assignment to \"wID_Instr\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC " "Ignored Virtual Pin assignment to \"PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[25\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[25\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[11\] " "Ignored Virtual Pin assignment to \"wID_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[11\] " "Ignored Virtual Pin assignment to \"wID_Instr\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[18\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[18\] " "Ignored Virtual Pin assignment to \"wID_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[9\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[30\] " "Ignored Virtual Pin assignment to \"wID_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[6\] " "Ignored Virtual Pin assignment to \"wID_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[7\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[9\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[2\] " "Ignored Virtual Pin assignment to \"wID_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[4\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegIFID " "Ignored Virtual Pin assignment to \"oRegIFID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[28\] " "Ignored Virtual Pin assignment to \"wID_Instr\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[29\] " "Ignored Virtual Pin assignment to \"wID_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[4\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao " "Ignored Virtual Pin assignment to \"wEX_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[18\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp " "Ignored Virtual Pin assignment to \"RegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[10\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[16\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[13\] " "Ignored Virtual Pin assignment to \"wID_Instr\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd " "Ignored Virtual Pin assignment to \"wWB_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[19\] " "Ignored Virtual Pin assignment to \"wID_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[0\] " "Ignored Virtual Pin assignment to \"wID_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[16\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[4\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[14\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[15\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[25\] " "Ignored Virtual Pin assignment to \"wID_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[19\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[2\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[3\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[23\] " "Ignored Virtual Pin assignment to \"wID_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2 " "Ignored Virtual Pin assignment to \"wEX_Read2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[17\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[16\] " "Ignored Virtual Pin assignment to \"wID_Instr\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[4\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult " "Ignored Virtual Pin assignment to \"wWB_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[10\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[14\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[14\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[18\] " "Ignored Virtual Pin assignment to \"wID_Instr\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[26\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[24\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[10\] " "Ignored Virtual Pin assignment to \"wID_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr " "Ignored Virtual Pin assignment to \"wID_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[27\] " "Ignored Virtual Pin assignment to \"wID_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[24\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[0\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[15\] " "Ignored Virtual Pin assignment to \"wID_Instr\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[2\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[19\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_PC " "Ignored Virtual Pin assignment to \"oiIF_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[29\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[6\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4 " "Ignored Virtual Pin assignment to \"wEX_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CMem2Reg\[0\] " "Ignored Virtual Pin assignment to \"wMEM_CMem2Reg\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[7\] " "Ignored Virtual Pin assignment to \"wID_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[1\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[22\] " "Ignored Virtual Pin assignment to \"wID_Instr\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[9\] " "Ignored Virtual Pin assignment to \"wID_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[26\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[4\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao " "Ignored Virtual Pin assignment to \"Instrucao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite " "Ignored Virtual Pin assignment to \"wWB_RegWrite\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[9\] " "Ignored Virtual Pin assignment to \"wID_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[7\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[11\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[1\] " "Ignored Virtual Pin assignment to \"wID_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[11\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[0\] " "Ignored Virtual Pin assignment to \"wID_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[1\] " "Ignored Virtual Pin assignment to \"wID_Instr\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd " "Ignored Virtual Pin assignment to \"wMEM_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect " "Ignored Virtual Pin assignment to \"RegDispSelect\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister " "Ignored Virtual Pin assignment to \"Entrada_FRegister\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[15\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[15\] " "Ignored Virtual Pin assignment to \"wID_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4 " "Ignored Virtual Pin assignment to \"wWB_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CMem2Reg\[0\] " "Ignored Virtual Pin assignment to \"wEX_CMem2Reg\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[30\] " "Ignored Virtual Pin assignment to \"wID_Instr\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[3\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[31\] " "Ignored Virtual Pin assignment to \"wID_Instr\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[31\] " "Ignored Virtual Pin assignment to \"wID_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[30\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[15\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[1\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[19\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[2\] " "Ignored Virtual Pin assignment to \"wID_Instr\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[25\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[2\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[2\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[5\] " "Ignored Virtual Pin assignment to \"wID_Instr\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[5\] " "Ignored Virtual Pin assignment to \"wID_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao " "Ignored Virtual Pin assignment to \"wWB_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_PC4 " "Ignored Virtual Pin assignment to \"oiIF_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[7\] " "Ignored Virtual Pin assignment to \"wID_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[22\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[30\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[26\] " "Ignored Virtual Pin assignment to \"wID_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[28\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CMem2Reg " "Ignored Virtual Pin assignment to \"wEX_CMem2Reg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[2\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC " "Ignored Virtual Pin assignment to \"wWB_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[28\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA " "Ignored Virtual Pin assignment to \"Saida_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[28\] " "Ignored Virtual Pin assignment to \"wID_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[30\] " "Ignored Virtual Pin assignment to \"wID_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[8\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType " "Ignored Virtual Pin assignment to \"wWB_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[19\] " "Ignored Virtual Pin assignment to \"wID_Instr\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[14\] " "Ignored Virtual Pin assignment to \"wID_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[10\] " "Ignored Virtual Pin assignment to \"wID_Instr\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[28\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[1\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[30\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd " "Ignored Virtual Pin assignment to \"wEX_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[4\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado " "Ignored Virtual Pin assignment to \"Estado\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[15\] " "Ignored Virtual Pin assignment to \"wID_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[9\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[23\] " "Ignored Virtual Pin assignment to \"wID_Instr\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[6\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[1\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[31\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[21\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[12\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[0\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA " "Ignored Virtual Pin assignment to \"Saida_ULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[16\] " "Ignored Virtual Pin assignment to \"wID_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[6\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegIDEX " "Ignored Virtual Pin assignment to \"oRegIDEX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[25\] " "Ignored Virtual Pin assignment to \"wID_Instr\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[3\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[28\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[20\] " "Ignored Virtual Pin assignment to \"wID_Instr\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[15\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[18\] " "Ignored Virtual Pin assignment to \"wID_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[27\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CMem2Reg " "Ignored Virtual Pin assignment to \"wMEM_CMem2Reg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1 " "Ignored Virtual Pin assignment to \"wEX_Read1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[12\] " "Ignored Virtual Pin assignment to \"wID_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[4\] " "Ignored Virtual Pin assignment to \"wID_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[5\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[5\] " "Ignored Virtual Pin assignment to \"wID_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp " "Ignored Virtual Pin assignment to \"FRegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CMem2Reg\[0\] " "Ignored Virtual Pin assignment to \"wWB_CMem2Reg\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[13\] " "Ignored Virtual Pin assignment to \"wID_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1 " "Ignored Virtual Pin assignment to \"wEX_Rs1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[10\] " "Ignored Virtual Pin assignment to \"wID_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[16\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate " "Ignored Virtual Pin assignment to \"wEX_Immediate\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC " "Ignored Virtual Pin assignment to \"wiIF_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegMEMWB " "Ignored Virtual Pin assignment to \"oRegMEMWB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[20\] " "Ignored Virtual Pin assignment to \"wID_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3 " "Ignored Virtual Pin assignment to \"wMEM_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[12\] " "Ignored Virtual Pin assignment to \"wID_Instr\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[23\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[0\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr\[14\] " "Ignored Virtual Pin assignment to \"wID_Instr\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[12\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2 " "Ignored Virtual Pin assignment to \"FRegister2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[11\] " "Ignored Virtual Pin assignment to \"wID_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[8\] " "Ignored Virtual Pin assignment to \"wID_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[25\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CMem2Reg\[1\] " "Ignored Virtual Pin assignment to \"wEX_CMem2Reg\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[22\] " "Ignored Virtual Pin assignment to \"wID_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[21\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[12\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[27\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4 " "Ignored Virtual Pin assignment to \"wiIF_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[24\] " "Ignored Virtual Pin assignment to \"wID_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[29\] " "Ignored Virtual Pin assignment to \"wID_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1 " "Ignored Virtual Pin assignment to \"FRegister1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType " "Ignored Virtual Pin assignment to \"wMEM_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4 " "Ignored Virtual Pin assignment to \"wID_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[11\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[6\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[26\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[19\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[23\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[19\] " "Ignored Virtual Pin assignment to \"wID_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1561379863870 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1561379863870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561379865940 "|TopDE|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561379865940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20812 " "Implemented 20812 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "45 " "Implemented 45 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19985 " "Implemented 19985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_RAMS" "595 " "Implemented 595 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1561379866089 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1561379866089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561379866089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 991 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 991 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561379866461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:37:46 2019 " "Processing ended: Mon Jun 24 09:37:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561379866461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:01 " "Elapsed time: 00:05:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561379866461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:46 " "Total CPU time (on all processors): 00:04:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561379866461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561379866461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561379874303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561379874313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:37:50 2019 " "Processing started: Mon Jun 24 09:37:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561379874313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561379874313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561379874313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1561379876706 ""}
{ "Info" "0" "" "Project  = RISC-V" {  } {  } 0 0 "Project  = RISC-V" 0 0 "Fitter" 0 0 1561379876739 ""}
{ "Info" "0" "" "Revision = TopDE" {  } {  } 0 0 "Revision = TopDE" 0 0 "Fitter" 0 0 1561379876740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561379877998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561379877999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopDE 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TopDE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561379878547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561379879118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561379879118 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1561379879617 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1561379879917 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1561379879917 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1561379879956 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1561379880033 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1561379880033 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561379882554 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561379883853 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561379890262 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561379891830 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 193 " "No exact pin location assignment(s) for 32 pins of 193 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561379893430 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1561379920345 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 1011 global CLKCTRL_G3 " "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 with 1011 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1561379923626 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 15 global CLKCTRL_G1 " "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 223 global CLKCTRL_G10 " "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 223 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 37 global CLKCTRL_G4 " "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923626 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561379923626 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 4596 global CLKCTRL_G2 " "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 with 4596 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1561379923627 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923627 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|Reset~CLKENA0 3026 global CLKCTRL_G0 " "CLOCK_Interface:CLOCK0\|Reset~CLKENA0 with 3026 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1561379923627 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923627 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1561379923627 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561379923627 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561379923644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1561379937725 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561379937771 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561379937771 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561379937771 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561379937771 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561379937771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopDE.sdc " "Synopsys Design Constraints File file not found: 'TopDE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561379938019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938190 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigAULA\[1\] CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oOrigAULA\[1\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938190 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|oEscreveIR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a47 CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a47 is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938190 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a47~PORTBDATAOUT0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a47~PORTBDATAOUT0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[1\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[1\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inL\[8\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inL\[8\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[8\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[8\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[29\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[29\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938191 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[7\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[7\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938192 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938193 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561379938193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561379938193 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561379938478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561379938497 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561379938557 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561379938557 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561379938557 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1561379938557 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561379938567 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561379938568 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561379938568 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561379938568 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561379938568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561379940399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561379940480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561379940580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561379940648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561379940855 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561379940892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561379943990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "405 DSP block " "Packed 405 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1561379944038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 MLAB cell " "Packed 40 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1561379944038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1561379944038 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561379944038 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561379946676 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1561379946676 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:58 " "Fitter preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561379946697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561379964044 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1561379970785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:24 " "Fitter placement preparation operations ending: elapsed time is 00:02:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561380108615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561380272011 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561380345486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:15 " "Fitter placement operations ending: elapsed time is 00:01:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561380345487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561380357127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.7% " "3e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1561380411674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561380430502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561380430502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561380480766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561380480766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:50 " "Fitter routing operations ending: elapsed time is 00:01:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561380480788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.47 " "Total time spent on timing analysis during the Fitter is 36.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561380557098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561380558645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561380605397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561380605423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561380649268 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:50 " "Fitter post-fit operations ending: elapsed time is 00:02:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561380727062 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561380733237 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently enabled " "Pin ADC_CS_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561380734292 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1561380734292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/output_files/TopDE.fit.smsg " "Generated suppressed messages file C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/output_files/TopDE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561380742884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 114 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7121 " "Peak virtual memory: 7121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561380764840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:52:44 2019 " "Processing ended: Mon Jun 24 09:52:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561380764840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:54 " "Elapsed time: 00:14:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561380764840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:09 " "Total CPU time (on all processors): 00:25:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561380764840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561380764840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561380802289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561380802356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:53:21 2019 " "Processing started: Mon Jun 24 09:53:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561380802356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561380802356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561380802356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561380816166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561380860920 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Core_restored/ADC_Controller.sopcinfo " "The file, C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/Core_restored/ADC_Controller.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1561380862073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561380864094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:54:24 2019 " "Processing ended: Mon Jun 24 09:54:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561380864094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561380864094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561380864094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561380864094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561380866023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561380869371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561380869387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:54:26 2019 " "Processing started: Mon Jun 24 09:54:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561380869387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380869387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c TopDE " "Command: quartus_sta RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380869387 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1561380874842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380888251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380888251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380888439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380888439 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380891672 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561380892937 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561380892937 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561380892937 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561380892937 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380892937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopDE.sdc " "Synopsys Design Constraints File file not found: 'TopDE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893219 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow CLOCK_50 " "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|oEscreveIR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893401 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[3\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[3\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893402 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893403 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380893403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893403 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380893556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380894453 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380894573 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380894573 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380894573 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380894573 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1561380894575 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561380894697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.893 " "Worst-case setup slack is 9.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893               0.000 altera_reserved_tck  " "    9.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.491 " "Worst-case hold slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.172 " "Worst-case recovery slack is 30.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.172               0.000 altera_reserved_tck  " "   30.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 altera_reserved_tck  " "    0.699               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.108 " "Worst-case minimum pulse width slack is 15.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.108               0.000 altera_reserved_tck  " "   15.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380895175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895175 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561380895592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380895834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380943015 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948754 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow CLOCK_50 " "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948754 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948945 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948945 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948945 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948945 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|oEscreveIR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948945 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948946 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948946 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380948946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380948946 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949093 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949093 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[3\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[3\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949094 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949095 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949096 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949096 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949097 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949097 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561380949098 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380949098 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380950562 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380950813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380950813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561380950813 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380950813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.059 " "Worst-case setup slack is 10.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.059               0.000 altera_reserved_tck  " "   10.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380951061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380951125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.253 " "Worst-case recovery slack is 30.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.253               0.000 altera_reserved_tck  " "   30.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380951243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.659 " "Worst-case removal slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 altera_reserved_tck  " "    0.659               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380951378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.097 " "Worst-case minimum pulse width slack is 15.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.097               0.000 altera_reserved_tck  " "   15.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561380951402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380951402 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561380952014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561380953963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381007814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010796 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010796 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow CLOCK_50 " "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|oEscreveIR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010797 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[3\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[3\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010798 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381010799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381010799 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381011860 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381011942 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381011942 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381011942 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381011942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.620 " "Worst-case setup slack is 12.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.620               0.000 altera_reserved_tck  " "   12.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381012022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 altera_reserved_tck  " "    0.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381012074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.281 " "Worst-case recovery slack is 31.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.281               0.000 altera_reserved_tck  " "   31.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381012139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.289 " "Worst-case removal slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 altera_reserved_tck  " "    0.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381012179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.907 " "Worst-case minimum pulse width slack is 14.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.907               0.000 altera_reserved_tck  " "   14.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381012212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381012212 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561381012551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRRegisters:CSR0\|uepc\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014927 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow CLOCK_50 " "Register CLOCK_Interface:CLOCK0\|CLKAutoSlow is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014927 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR " "Latch CPU:CPU0\|Control_MULTI:CONTROL0\|oMemRead is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|oEscreveIR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|oEscreveIR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[12\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inR\[5\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014928 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[5\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[3\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[3\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|ram_block1a63~porta_datain_reg9 is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[3\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014929 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561381014930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381014930 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381015855 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381015933 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381015933 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561381015933 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381015933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.094 " "Worst-case setup slack is 13.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381015980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381015980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.094               0.000 altera_reserved_tck  " "   13.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381015980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381015980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381016029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.471 " "Worst-case recovery slack is 31.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.471               0.000 altera_reserved_tck  " "   31.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381016051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.253 " "Worst-case removal slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 altera_reserved_tck  " "    0.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381016095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.936 " "Worst-case minimum pulse width slack is 14.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.936               0.000 altera_reserved_tck  " "   14.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561381016122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381016122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381023158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381023692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 87 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5764 " "Peak virtual memory: 5764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561381024992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:57:04 2019 " "Processing ended: Mon Jun 24 09:57:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561381024992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561381024992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561381024992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381024992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561381035442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561381035457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:57:15 2019 " "Processing started: Mon Jun 24 09:57:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561381035457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561381035457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561381035457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561381047791 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1561381049960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDE.vo C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/simulation/qsim/ simulation " "Generated file TopDE.vo in folder \"C:/Users/Breno Felipe/Documents/Processador-RISCV/RISCV-v2.0/Core/simulation/qsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561381065145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561381068568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:57:48 2019 " "Processing ended: Mon Jun 24 09:57:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561381068568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561381068568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561381068568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561381068568 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1196 s " "Quartus Prime Full Compilation was successful. 0 errors, 1196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561381070212 ""}
