
map -i "Lattice_Project_1_impl_1_syn.udb" -pdc "/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/Config.pdc" -o "Lattice_Project_1_impl_1_map.udb" -mp "Lattice_Project_1_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.1.200.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i Lattice_Project_1_impl_1_syn.udb -pdc /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/Config.pdc -o Lattice_Project_1_impl_1_map.udb -mp Lattice_Project_1_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:  7_High-Performance_1.0V

Running general design DRC...

Removing unused logic...

Optimizing...

INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r0' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r1' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r2' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r3' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r4' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r5' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r6' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r7' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r8' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r9' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r10' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r11' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r12' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB.
INFO <52281031> - Tristate DDR 'DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r13' is replicated for DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB.



Design Summary:
   Number of registers:           0 out of 32724 (0%)
      Number of SLICE         registers:    0 out of 32256 (0%)
      Number of PIO Input     registers:    0 out of   156 (0%)
      Number of PIO Output    registers:    0 out of   156 (0%)
      Number of PIO Tri-State registers:    0 out of   156 (0%)
   Number of LUT4s:               3 out of 32256 (<1%)
      Number used as logic LUT4s:                          3
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                         0 (2 per CCU2)
   Number of PIOs used/reserved:   58 out of   156 (37%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         51
        Number of PIOs used for single ended IO:        43
        Number of PIO pairs used for differential IO:    4

        Number allocated to regular speed PIOs:     4 out of   82 (5%)
        Number allocated to high speed PIOs:       47 out of   74 (64%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:   20 out of   32 (63%)
   Number of IDDR/ODDR/TDDR functions used:     60 out of   386 (16%)
      Number of IDDR functions:                0
      Number of ODDR functions:               42
                ODDRX1:          22
                ODDRX2:          20
      Number of TDDR functions:               18
                TDDRX2:          18
   Number of IOs using at least one DDR function: 42 (3 differential)
      Number of IOs using IDDR only:           0 (0 differential)
      Number of IOs using ODDR only:          24 (1 differential)
      Number of IOs using ODDR/TDDR:          18 (2 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             1 out of 2 (50%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                2 out of 4 (50%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            1 out of 12 (8%)
   Number of ECLKSYNCs:           1 out of 12 (8%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               2 out of 2 (100%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  9
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w: 24 loads, 24 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT)
      Net PLL_1_clkos_o: 1 loads, 1 rising, 0 falling (Driver: Pin PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o: 44 loads, 44 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT)
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w: 8 loads, 8 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst/DQSW270)
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqswout_w: 1 loads, 1 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst/DQSW)
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w: 8 loads, 8 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst/DQSW270)
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqswout_w: 1 loads, 1 rising, 0 falling (Driver: Pin DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.u0_DQSBUF.DQSBUF_inst/DQSW)
      Net PLL_1_clkop_o: 2 loads, 2 rising, 0 falling (Driver: Pin PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net PLL_1_inst.lscc_pll_inst.clki_w: 1 loads, 1 rising, 0 falling (Driver: Port PLL_1_clki_i)
   Number of Clock Enables:  1
      Net VCC: 8 loads, 0 SLICEs
   Number of LSRs:  1
      Net VCC: 18 loads, 0 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC: 202 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[0]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[1]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[2]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[3]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[4]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[5]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[6]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[7]: 2 loads
      Net DDR_MEM_1_inst.lscc_ddr_mem_inst.code_w[8]: 2 loads
Running physical design DRC...

 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 103
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1


Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 452 MB


timing -sethld -sp 7_High-Performance_1.0V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1   -html -rpt "Lattice_Project_1_impl_1.tw1" "Lattice_Project_1_impl_1_map.udb" 
timing -sethld -sp 7_High-Performance_1.0V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Lattice_Project_1_impl_1.tw1 Lattice_Project_1_impl_1_map.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.
Loading udb::Database ...
Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V



Successfully loading udb, 0.17 seconds

Initializing timer
Starting design annotation....
7_High-Performance_1.0V

Starting full timing analysis...
Performance Hardware Data Status:   Final          Version 117.1.
Connections ignored  95  counted  122  covered  20
Changing speed to m;   changing temperature to 0

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 545 MB

 1.750034s wall, 1.650000s user + 0.110000s system = 1.760000s CPU (100.6%)


par -f "Lattice_Project_1_impl_1.p2t" "Lattice_Project_1_impl_1_map.udb" "Lattice_Project_1_impl_1.udb"

Lattice Place and Route Report for Design "Lattice_Project_1_impl_1_map.udb"
Fri Oct  6 02:08:49 2023

PAR: Place And Route Radiant Software (64-bit) 2023.1.1.200.1.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF \
	Lattice_Project_1_impl_1_map.udb Lattice_Project_1_impl_1_par.dir/5_1.udb 

Loading Lattice_Project_1_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.



Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V

Device SLICE utilization summary after final SLICE packing:
   SLICE              3/16128        <1% used

Number of Signals: 105
Number of Connections: 1001
Device utilization summary:

   VHI                   1/1           100% used
   DIFFIO18              4/37           11% used
                         4/37           10% bonded
   DDRDLL                1/2            50% used
   DQSBUF                2/4            50% used
   IOLOGIC              42/74           57% used
   SEIO18               47/74           64% used
                        47/74           64% bonded
   SEIO33                4/156           3% used
                         4/82            5% bonded
   ECLKDIV               1/12            8% used
   ECLKSYNC              1/12            8% used
   PLL                   1/3            33% used
   DPHY                  2/2           100% used
   APIO                 20/32           63% used
   SLICE                 3/16128        <1% used
     LUT                 3/32256        <1% used
     REG                 0/32256         0% used


Pin Constraint Summary:
   43 out of 47 pins locked (91% locked).
.
.

.
Starting Placer Phase 0 (HIER). CPU time: 2 secs , REAL time: 3 secs 
..........
Finished Placer Phase 0 (HIER). CPU time: 2 secs , REAL time: 3 secs 

.   
Starting Placer Phase 1. CPU time: 2 secs , REAL time: 3 secs 
..  ..
............

Placer score = 105521.
Finished Placer Phase 1. CPU time: 3 secs , REAL time: 4 secs 

Starting Placer Phase 2.
.

Placer score =  105521
Finished Placer Phase 2.  CPU time: 3 secs , REAL time: 4 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 26 (0%)
  PLL        : 1 out of 3 (33%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 1 out of 12 (8%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 2 out of 2 (100%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o" from comp "DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst" on ECLKDIV_CORE site "ECLKDIV_CORE_R55C50B", clk load = 44, ce load = 0, sr load = 0
  PRIMARY "PLL_1_inst.lscc_pll_inst.clkos2_o" from CLKOS2 on comp "PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_LLC", clk load = 1, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  ECLK "DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w": BANK3_ECLK1
    - From GPLL_CLKOS "PLL_LLC".CLKOS, driver "PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst".
  ECLK "DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w": BANK4_ECLK1
    - From GPLL_CLKOS "PLL_LLC".CLKOS, driver "PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   5 out of 156 (3.2%) SEIO33 sites used.
   5 out of 82 (6.1%) bonded SEIO33 sites used.
   Number of SEIO33 components: 4; differential: 0
   Number of Vref pins used: 1
   43 out of 74 (58.1%) SEIO18 sites used.
   43 out of 74 (58.1%) bonded SEIO18 sites used.
   Number of SEIO18 components: 43; differential: 4
   4 out of 37 (10.8%) DIFFIO18 sites used.
   4 out of 37 (10.8%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 4; differential: 4

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 0 / 12 (  0%)  | 3.3V       | -          | -          |
| 1        | 4 / 20 ( 20%)  | 3.3V       | -          | -          |
| 2        | 0 / 13 (  0%)  | -          | -          | -          |
| 3        | 25 / 32 ( 78%) | 1.5V       | -          | -          |
| 4        | 21 / 32 ( 65%) | 1.5V       | -          | REF_15     |
| 5        | 2 / 10 ( 20%)  | 1.8V       | -          | -          |
| 6        | 0 / 26 (  0%)  | -          | -          | -          |
| 7        | 0 / 11 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 3 secs , REAL time: 4 secs 

Writing design to file Lattice_Project_1_impl_1_par.dir/5_1.udb ...


Start NBR router at Fri Oct 06 02:08:53 BST 2023

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
WARNING <62243001> - The external feedback signal PLL_1_inst.lscc_pll_inst.clkos2_o for PLL_CORE instance PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst drives neither primary nor edge clock loads. Please review this PLL feedback connection in your design.
INFO <62244000> - The external feedback signal PLL_1_inst.lscc_pll_inst.clkos2_o for PLL_CORE instance PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst will use the primary clock network.
Preassignment Summary:
--------------------------------------------------------------------------------
144 connections routed with dedicated routing resources
2 global clock signals routed
391 connections routed (of 1001 total) (39.06%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (4 used out of 32 available):
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o" (1, 17)
       Clock   loads: 44    out of    44 routed (100.00%)
    Signal "PLL_1_inst.lscc_pll_inst.clkos2_o" (2, 18)
       Clock   loads: 1     out of     1 routed (100.00%)
Other clocks:
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
       Clock   loads: 24    out of    24 routed (100.00%)
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.sw270_out_w"
       Clock   loads: 8     out of     8 routed (100.00%)
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.dqswout_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.sw270_out_w"
       Clock   loads: 8     out of     8 routed (100.00%)
    Signal "DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.dqswout_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "PLL_1_inst.lscc_pll_inst.clki_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at Fri Oct 06 02:08:54 BST 2023
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.437ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Oct 06 02:09:02 BST 2023
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.437ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at Fri Oct 06 02:09:02 BST 2023

End NBR router with 0 unrouted connection
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to 0
Changing speed to 10;   changing temperature to 85

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 1.437ns
  Estimated worst slack<hold > : 1.404ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 10 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  1001 routed (100.00%); 0 unrouted.

Writing design to file Lattice_Project_1_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.437
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.404
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 14 secs 
Total REAL Time: 15 secs 
Peak Memory Usage: 603.79 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 7_High-Performance_1.0V -hsp m   -pwrprd -html -rpt "Lattice_Project_1_impl_1.twr" "Lattice_Project_1_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 7_High-Performance_1.0V -hsp m -pwrprd -html -rpt Lattice_Project_1_impl_1.twr Lattice_Project_1_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.
Loading udb::Database ...
Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V



Successfully loading udb, 0.19 seconds

Initializing timer
Starting design annotation....
7_High-Performance_1.0V

Starting full timing analysis...
Performance Hardware Data Status:   Final          Version 117.1.
Connections ignored  95  counted  122  covered  20
Changing speed to m;   changing temperature to 0

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 545 MB

 1.865362s wall, 1.790000s user + 0.080000s system = 1.870000s CPU (100.2%)


timing  -iotime -html -rpt "Lattice_Project_1_impl_1.ior" "Lattice_Project_1_impl_1.udb" 
timing -iotime -html -rpt Lattice_Project_1_impl_1.ior Lattice_Project_1_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.
Loading udb::Database ...
Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V



Successfully loading udb, 0.21 seconds

Initializing timer
Starting design annotation....
7_High-Performance_1.0V

Starting full timing analysis...
Performance Hardware Data Status:   Final          Version 117.1.
WARNING: new performance speed grade found: 7_High-Performance_1.0V
WARNING <70009502> - IO ports are not constrained.

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 479 MB

 1.327018s wall, 1.260000s user + 0.070000s system = 1.330000s CPU (100.2%)


tmcheck -par "Lattice_Project_1_impl_1.par" 

bitgen -w "Lattice_Project_1_impl_1.udb" -f "Lattice_Project_1_impl_1.t2b" -s "/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/security_setting/Lattice_Project_1.secproj"
Loading Lattice_Project_1_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.



Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 1 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.1.200.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                            3.3  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                            3.3  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.1.
 
Saving bit stream in "/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 739 MB


ibisgen "Lattice_Project_1_impl_1.udb" "/home/timothyjabez/lscc/radiant/2023.1/cae_library/ibis/lifcl.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.1.200.1

Fri Oct  6 02:09:12 2023

Loading Lattice_Project_1_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.



Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 1 secs , REAL time: 0 secs 

Created design models.


Generating: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/IBIS/Lattice_Project_1_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


Generating package file:  "/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/IBIS/lifcl-40-cabga256.pkg"


backanno "Lattice_Project_1_impl_1.udb"  -o "Lattice_Project_1_impl_1_vo.vo"      -sp "7_High-Performance_1.0V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.1.200.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'je5d30.nph' in environment: /home/timothyjabez/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Loading udb::Database ...
Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Performance Hardware Data Status:   Final          Version 117.1.



Derating parameters:
   Voltage:     1.00 V
Writing a verilog netlist based on the Lattice_Project_1_impl_1 design file.

Writing Verilog netlist to file Lattice_Project_1_impl_1_vo.vo
INFO <35400233> - This design contains secured IP object(s), so output file Lattice_Project_1_impl_1_vo.vo has been encrypted.
Writing SDF timing to file Lattice_Project_1_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 472 MB
