[14:08:36.982] <TB1>     INFO: *** Welcome to pxar ***
[14:08:36.982] <TB1>     INFO: *** Today: 2016/03/03
[14:08:36.989] <TB1>     INFO: *** Version: b2a7-dirty
[14:08:36.989] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:36.990] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:36.990] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:36.990] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:37.065] <TB1>     INFO:         clk: 4
[14:08:37.065] <TB1>     INFO:         ctr: 4
[14:08:37.065] <TB1>     INFO:         sda: 19
[14:08:37.065] <TB1>     INFO:         tin: 9
[14:08:37.065] <TB1>     INFO:         level: 15
[14:08:37.066] <TB1>     INFO:         triggerdelay: 0
[14:08:37.066] <TB1>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:08:37.066] <TB1>     INFO: Log level: DEBUG
[14:08:37.073] <TB1>     INFO: Found DTB DTB_WRECOM
[14:08:37.082] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:08:37.086] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:08:37.088] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:38.644] <TB1>     INFO: DUT info: 
[14:08:38.644] <TB1>     INFO: The DUT currently contains the following objects:
[14:08:38.644] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:38.644] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:38.644] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:38.644] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:38.644] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:38.644] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:38.645] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:38.646] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:38.647] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32940032
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xc7a420
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xa4f7e0
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f664dd94010
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6653fff510
[14:08:38.653] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33005568 fPxarMemory = 0x7f664dd94010
[14:08:38.654] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[14:08:38.655] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 475.1mA
[14:08:38.655] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[14:08:38.655] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:39.056] <TB1>     INFO: enter 'restricted' command line mode
[14:08:39.056] <TB1>     INFO: enter test to run
[14:08:39.056] <TB1>     INFO:   test: FPIXTest no parameter change
[14:08:39.056] <TB1>     INFO:   running: fpixtest
[14:08:39.056] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:39.059] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:39.059] <TB1>     INFO: ######################################################################
[14:08:39.059] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:08:39.059] <TB1>     INFO: ######################################################################
[14:08:39.062] <TB1>     INFO: ######################################################################
[14:08:39.062] <TB1>     INFO: PixTestPretest::doTest()
[14:08:39.062] <TB1>     INFO: ######################################################################
[14:08:39.065] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:39.065] <TB1>     INFO:    PixTestPretest::programROC() 
[14:08:39.065] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:57.082] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:08:57.082] <TB1>     INFO: IA differences per ROC:  20.1 18.5 18.5 19.3 20.9 18.5 17.7 18.5 19.3 20.1 17.7 18.5 18.5 18.5 20.9 18.5
[14:08:57.154] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:57.154] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:08:57.154] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:57.257] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[14:08:57.358] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[14:08:57.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:08:57.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:08:57.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[14:08:57.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[14:08:57.864] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[14:08:57.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 25.4688 mA
[14:08:58.066] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  70 Ia 23.0687 mA
[14:08:58.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 24.6688 mA
[14:08:58.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  73 Ia 23.8687 mA
[14:08:58.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:08:58.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[14:08:58.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[14:08:58.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[14:08:58.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.6688 mA
[14:08:58.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 24.6688 mA
[14:08:58.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8687 mA
[14:08:59.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:08:59.188] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 23.8687 mA
[14:08:59.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[14:08:59.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[14:08:59.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  70 Ia 23.8687 mA
[14:08:59.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[14:08:59.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[14:08:59.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  85 Ia 23.8687 mA
[14:08:59.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[14:08:59.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[14:09:00.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 24.6688 mA
[14:09:00.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8687 mA
[14:09:00.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:09:00.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[14:09:00.504] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[14:09:00.606] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:09:00.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[14:09:00.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[14:09:00.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4688 mA
[14:09:01.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  70 Ia 23.8687 mA
[14:09:01.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[14:09:01.212] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 23.8687 mA
[14:09:01.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[14:09:01.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  73
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  70
[14:09:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[14:09:01.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[14:09:01.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[14:09:01.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[14:09:01.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  70
[14:09:01.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[14:09:03.070] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[14:09:03.070] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1
[14:09:03.106] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:03.106] <TB1>     INFO:    PixTestPretest::findTiming() 
[14:09:03.106] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:03.106] <TB1>     INFO: PixTestCmd::init()
[14:09:03.106] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:09:03.701] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:10:36.417] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:10:36.448] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:10:36.448] <TB1>     INFO: (success/tries = 100/100), width = 5
[14:10:36.448] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[14:10:36.448] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:10:36.448] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:10:36.448] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:10:36.448] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:10:36.451] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:36.452] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:10:36.452] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:36.589] <TB1>     INFO: Expecting 231680 events.
[14:10:41.200] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:10:41.202] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:10:43.991] <TB1>     INFO: 231680 events read in total (6687ms).
[14:10:43.996] <TB1>     INFO: Test took 7542ms.
[14:10:44.330] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 107 and Delta(CalDel) = 61
[14:10:44.334] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 67
[14:10:44.338] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 73 and Delta(CalDel) = 65
[14:10:44.342] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:10:44.346] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 106 and Delta(CalDel) = 61
[14:10:44.350] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 114 and Delta(CalDel) = 61
[14:10:44.354] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 63
[14:10:44.358] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 64
[14:10:44.362] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:10:44.365] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 110 and Delta(CalDel) = 60
[14:10:44.369] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:10:44.372] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 76 and Delta(CalDel) = 60
[14:10:44.376] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 66
[14:10:44.379] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 110 and Delta(CalDel) = 63
[14:10:44.383] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 97 and Delta(CalDel) = 69
[14:10:44.386] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 59
[14:10:44.428] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:10:44.462] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:44.463] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:10:44.463] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:44.599] <TB1>     INFO: Expecting 231680 events.
[14:10:52.880] <TB1>     INFO: 231680 events read in total (7566ms).
[14:10:52.886] <TB1>     INFO: Test took 8419ms.
[14:10:52.910] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[14:10:53.221] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32.5
[14:10:53.224] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 32.5
[14:10:53.228] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31.5
[14:10:53.231] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[14:10:53.235] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[14:10:53.238] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[14:10:53.242] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[14:10:53.246] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[14:10:53.250] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[14:10:53.253] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:10:53.256] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[14:10:53.260] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[14:10:53.264] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:10:53.268] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 184 +/- 35
[14:10:53.271] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[14:10:53.309] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:10:53.309] <TB1>     INFO: CalDel:      135   145   162   132   134   134   137   142   133   131   137   136   143   140   184   126
[14:10:53.309] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:10:53.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat
[14:10:53.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C1.dat
[14:10:53.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C2.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C3.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C4.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C5.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C6.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C7.dat
[14:10:53.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C8.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C9.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C10.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C11.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C12.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C13.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C14.dat
[14:10:53.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:53.316] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:10:53.317] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:53.317] <TB1>     INFO: PixTestPretest::doTest() done, duration: 134 seconds
[14:10:53.317] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:10:53.377] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:10:53.377] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:10:53.379] <TB1>     INFO: ######################################################################
[14:10:53.379] <TB1>     INFO: PixTestAlive::doTest()
[14:10:53.379] <TB1>     INFO: ######################################################################
[14:10:53.382] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:53.382] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:53.382] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:53.383] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:53.734] <TB1>     INFO: Expecting 41600 events.
[14:10:57.854] <TB1>     INFO: 41600 events read in total (3405ms).
[14:10:57.855] <TB1>     INFO: Test took 4472ms.
[14:10:57.863] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:57.863] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:10:57.863] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:10:58.240] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:10:58.240] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:58.240] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:58.243] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:58.243] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:58.243] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:58.244] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:58.594] <TB1>     INFO: Expecting 41600 events.
[14:11:01.564] <TB1>     INFO: 41600 events read in total (2255ms).
[14:11:01.564] <TB1>     INFO: Test took 3319ms.
[14:11:01.564] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:01.564] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:11:01.565] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:11:01.565] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:11:01.972] <TB1>     INFO: PixTestAlive::maskTest() done
[14:11:01.972] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:01.975] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:01.975] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:01.975] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:01.976] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:02.324] <TB1>     INFO: Expecting 41600 events.
[14:11:06.459] <TB1>     INFO: 41600 events read in total (3420ms).
[14:11:06.460] <TB1>     INFO: Test took 4484ms.
[14:11:06.468] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:06.468] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:11:06.468] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:11:06.843] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:11:06.843] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:06.844] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:11:06.844] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:11:06.852] <TB1>     INFO: ######################################################################
[14:11:06.852] <TB1>     INFO: PixTestTrim::doTest()
[14:11:06.852] <TB1>     INFO: ######################################################################
[14:11:06.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:06.855] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:11:06.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:06.935] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:11:06.935] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:06.954] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:06.954] <TB1>     INFO:     run 1 of 1
[14:11:06.954] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:07.297] <TB1>     INFO: Expecting 5025280 events.
[14:11:52.543] <TB1>     INFO: 1402224 events read in total (44531ms).
[14:12:36.755] <TB1>     INFO: 2790304 events read in total (88743ms).
[14:13:21.093] <TB1>     INFO: 4189608 events read in total (133082ms).
[14:13:47.460] <TB1>     INFO: 5025280 events read in total (159448ms).
[14:13:47.500] <TB1>     INFO: Test took 160546ms.
[14:13:47.557] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:47.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:49.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:50.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:51.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:53.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:54.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:56.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:57.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:59.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:00.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:01.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:03.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:04.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:05.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:07.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:08.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:10.071] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269377536
[14:14:10.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.368 minThrLimit = 99.3486 minThrNLimit = 124.722 -> result = 99.368 -> 99
[14:14:10.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3033 minThrLimit = 97.2738 minThrNLimit = 118.627 -> result = 97.3033 -> 97
[14:14:10.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2634 minThrLimit = 84.2632 minThrNLimit = 103.641 -> result = 84.2634 -> 84
[14:14:10.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1457 minThrLimit = 97.1414 minThrNLimit = 120.191 -> result = 97.1457 -> 97
[14:14:10.080] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.111 minThrLimit = 102.005 minThrNLimit = 127.506 -> result = 102.111 -> 102
[14:14:10.082] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.644 minThrLimit = 96.6219 minThrNLimit = 120.946 -> result = 96.644 -> 96
[14:14:10.083] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7666 minThrLimit = 89.7228 minThrNLimit = 111.447 -> result = 89.7666 -> 89
[14:14:10.084] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.578 minThrLimit = 102.548 minThrNLimit = 127.19 -> result = 102.578 -> 102
[14:14:10.085] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5038 minThrLimit = 85.5027 minThrNLimit = 109.183 -> result = 85.5038 -> 85
[14:14:10.086] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.327 minThrLimit = 101.298 minThrNLimit = 124.977 -> result = 101.327 -> 101
[14:14:10.087] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8872 minThrLimit = 99.8667 minThrNLimit = 120.751 -> result = 99.8872 -> 99
[14:14:10.088] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.9828 minThrLimit = 78.974 minThrNLimit = 101.089 -> result = 78.9828 -> 78
[14:14:10.088] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9233 minThrLimit = 99.8955 minThrNLimit = 119.939 -> result = 99.9233 -> 99
[14:14:10.089] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.518 minThrLimit = 101.492 minThrNLimit = 123.977 -> result = 101.518 -> 101
[14:14:10.089] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3146 minThrLimit = 84.238 minThrNLimit = 102.527 -> result = 84.3146 -> 84
[14:14:10.090] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.612 minThrLimit = 96.608 minThrNLimit = 119.875 -> result = 96.612 -> 96
[14:14:10.090] <TB1>     INFO: ROC 0 VthrComp = 99
[14:14:10.090] <TB1>     INFO: ROC 1 VthrComp = 97
[14:14:10.090] <TB1>     INFO: ROC 2 VthrComp = 84
[14:14:10.090] <TB1>     INFO: ROC 3 VthrComp = 97
[14:14:10.090] <TB1>     INFO: ROC 4 VthrComp = 102
[14:14:10.090] <TB1>     INFO: ROC 5 VthrComp = 96
[14:14:10.091] <TB1>     INFO: ROC 6 VthrComp = 89
[14:14:10.091] <TB1>     INFO: ROC 7 VthrComp = 102
[14:14:10.091] <TB1>     INFO: ROC 8 VthrComp = 85
[14:14:10.091] <TB1>     INFO: ROC 9 VthrComp = 101
[14:14:10.091] <TB1>     INFO: ROC 10 VthrComp = 99
[14:14:10.091] <TB1>     INFO: ROC 11 VthrComp = 78
[14:14:10.091] <TB1>     INFO: ROC 12 VthrComp = 99
[14:14:10.092] <TB1>     INFO: ROC 13 VthrComp = 101
[14:14:10.092] <TB1>     INFO: ROC 14 VthrComp = 84
[14:14:10.092] <TB1>     INFO: ROC 15 VthrComp = 96
[14:14:10.092] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:14:10.092] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:10.107] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:10.107] <TB1>     INFO:     run 1 of 1
[14:14:10.107] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:10.460] <TB1>     INFO: Expecting 5025280 events.
[14:14:44.769] <TB1>     INFO: 886960 events read in total (33595ms).
[14:15:20.271] <TB1>     INFO: 1771360 events read in total (69098ms).
[14:15:55.906] <TB1>     INFO: 2654816 events read in total (104732ms).
[14:16:31.043] <TB1>     INFO: 3529056 events read in total (139869ms).
[14:17:06.060] <TB1>     INFO: 4397888 events read in total (174887ms).
[14:17:31.411] <TB1>     INFO: 5025280 events read in total (200237ms).
[14:17:31.486] <TB1>     INFO: Test took 201379ms.
[14:17:31.666] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:32.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:33.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:35.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:36.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:38.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:39.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:41.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:43.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:44.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:46.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:47.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:49.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:50.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:52.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:54.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:55.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:57.289] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239058944
[14:17:57.295] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.8721 for pixel 8/79 mean/min/max = 43.3282/31.5587/55.0977
[14:17:57.296] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.697 for pixel 14/3 mean/min/max = 45.6458/31.5907/59.7009
[14:17:57.296] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.0442 for pixel 0/19 mean/min/max = 44.0617/32.5768/55.5467
[14:17:57.296] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.2093 for pixel 2/24 mean/min/max = 45.3175/31.3545/59.2805
[14:17:57.297] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.7572 for pixel 9/7 mean/min/max = 43.3605/31.231/55.49
[14:17:57.297] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.0474 for pixel 2/0 mean/min/max = 45.2081/32.3269/58.0894
[14:17:57.297] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.1606 for pixel 18/5 mean/min/max = 46.2064/34.1548/58.2581
[14:17:57.298] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.9186 for pixel 17/6 mean/min/max = 45.9985/32.771/59.226
[14:17:57.298] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2485 for pixel 16/74 mean/min/max = 44.3592/32.4017/56.3166
[14:17:57.298] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.0593 for pixel 0/67 mean/min/max = 44.4641/31.8105/57.1176
[14:17:57.299] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.122 for pixel 24/16 mean/min/max = 45.1989/32.2751/58.1227
[14:17:57.299] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.5656 for pixel 0/2 mean/min/max = 47.0231/35.3878/58.6584
[14:17:57.299] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.1234 for pixel 0/10 mean/min/max = 45.3483/32.532/58.1646
[14:17:57.300] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.195 for pixel 0/31 mean/min/max = 46.6023/32.8548/60.3498
[14:17:57.300] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.9626 for pixel 9/11 mean/min/max = 47.3358/32.6729/61.9987
[14:17:57.300] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.6715 for pixel 0/8 mean/min/max = 45.4233/31.978/58.8686
[14:17:57.301] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:57.433] <TB1>     INFO: Expecting 411648 events.
[14:18:04.941] <TB1>     INFO: 411648 events read in total (6793ms).
[14:18:04.954] <TB1>     INFO: Expecting 411648 events.
[14:18:12.334] <TB1>     INFO: 411648 events read in total (6755ms).
[14:18:12.343] <TB1>     INFO: Expecting 411648 events.
[14:18:19.725] <TB1>     INFO: 411648 events read in total (6716ms).
[14:18:19.736] <TB1>     INFO: Expecting 411648 events.
[14:18:27.154] <TB1>     INFO: 411648 events read in total (6749ms).
[14:18:27.168] <TB1>     INFO: Expecting 411648 events.
[14:18:34.801] <TB1>     INFO: 411648 events read in total (6972ms).
[14:18:34.816] <TB1>     INFO: Expecting 411648 events.
[14:18:42.495] <TB1>     INFO: 411648 events read in total (7021ms).
[14:18:42.514] <TB1>     INFO: Expecting 411648 events.
[14:18:50.206] <TB1>     INFO: 411648 events read in total (7041ms).
[14:18:50.226] <TB1>     INFO: Expecting 411648 events.
[14:18:57.957] <TB1>     INFO: 411648 events read in total (7076ms).
[14:18:57.981] <TB1>     INFO: Expecting 411648 events.
[14:19:05.734] <TB1>     INFO: 411648 events read in total (7105ms).
[14:19:05.760] <TB1>     INFO: Expecting 411648 events.
[14:19:13.466] <TB1>     INFO: 411648 events read in total (7063ms).
[14:19:13.496] <TB1>     INFO: Expecting 411648 events.
[14:19:21.208] <TB1>     INFO: 411648 events read in total (7067ms).
[14:19:21.239] <TB1>     INFO: Expecting 411648 events.
[14:19:28.928] <TB1>     INFO: 411648 events read in total (7046ms).
[14:19:28.961] <TB1>     INFO: Expecting 411648 events.
[14:19:36.657] <TB1>     INFO: 411648 events read in total (7058ms).
[14:19:36.691] <TB1>     INFO: Expecting 411648 events.
[14:19:44.370] <TB1>     INFO: 411648 events read in total (7036ms).
[14:19:44.407] <TB1>     INFO: Expecting 411648 events.
[14:19:52.129] <TB1>     INFO: 411648 events read in total (7082ms).
[14:19:52.167] <TB1>     INFO: Expecting 411648 events.
[14:19:59.863] <TB1>     INFO: 411648 events read in total (7059ms).
[14:19:59.907] <TB1>     INFO: Test took 122606ms.
[14:20:00.405] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3079 < 35 for itrim = 100; old thr = 34.5014 ... break
[14:20:00.442] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1636 < 35 for itrim = 115; old thr = 33.5128 ... break
[14:20:00.476] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.619 < 35 for itrim = 94; old thr = 33.8719 ... break
[14:20:00.508] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0322 < 35 for itrim = 113; old thr = 33.8484 ... break
[14:20:00.545] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6753 < 35 for itrim = 87; old thr = 34.0453 ... break
[14:20:00.582] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 104; old thr = 34.2403 ... break
[14:20:00.618] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5082 < 35 for itrim+1 = 102; old thr = 34.4844 ... break
[14:20:00.656] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5441 < 35 for itrim = 126; old thr = 33.878 ... break
[14:20:00.701] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2943 < 35 for itrim = 108; old thr = 34.4286 ... break
[14:20:00.733] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4664 < 35 for itrim = 96; old thr = 34.5333 ... break
[14:20:00.767] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.085 < 35 for itrim = 101; old thr = 33.7335 ... break
[14:20:00.799] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2315 < 35 for itrim+1 = 106; old thr = 34.8994 ... break
[14:20:00.827] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1032 < 35 for itrim = 90; old thr = 34.8833 ... break
[14:20:00.854] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2511 < 35 for itrim = 111; old thr = 34.2099 ... break
[14:20:00.885] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2276 < 35 for itrim = 113; old thr = 33.7124 ... break
[14:20:00.915] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0263 < 35 for itrim = 106; old thr = 34.7004 ... break
[14:20:00.991] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:00.001] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:00.001] <TB1>     INFO:     run 1 of 1
[14:20:00.001] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:01.345] <TB1>     INFO: Expecting 5025280 events.
[14:20:36.949] <TB1>     INFO: 870064 events read in total (34889ms).
[14:21:11.797] <TB1>     INFO: 1737824 events read in total (69737ms).
[14:21:46.627] <TB1>     INFO: 2604752 events read in total (104567ms).
[14:22:21.372] <TB1>     INFO: 3461544 events read in total (139312ms).
[14:22:55.922] <TB1>     INFO: 4313136 events read in total (173862ms).
[14:23:24.944] <TB1>     INFO: 5025280 events read in total (202884ms).
[14:23:25.020] <TB1>     INFO: Test took 204020ms.
[14:23:25.204] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:25.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:27.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:28.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:30.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:31.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:33.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:34.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:36.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:37.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:39.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:40.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:42.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:44.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:45.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:47.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:49.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:50.638] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294064128
[14:23:50.640] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.617258 .. 49.829273
[14:23:50.714] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:23:50.724] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:50.724] <TB1>     INFO:     run 1 of 1
[14:23:50.724] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:51.067] <TB1>     INFO: Expecting 1830400 events.
[14:24:30.468] <TB1>     INFO: 1134976 events read in total (38683ms).
[14:24:55.287] <TB1>     INFO: 1830400 events read in total (63502ms).
[14:24:55.304] <TB1>     INFO: Test took 64580ms.
[14:24:55.343] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:55.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:56.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:57.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:58.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:59.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:00.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:01.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:02.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:03.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:04.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:05.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:06.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:07.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:08.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:09.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:10.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:11.266] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233754624
[14:25:11.347] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.485376 .. 44.826218
[14:25:11.422] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:25:11.432] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:11.432] <TB1>     INFO:     run 1 of 1
[14:25:11.432] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:11.776] <TB1>     INFO: Expecting 1597440 events.
[14:25:51.619] <TB1>     INFO: 1163576 events read in total (39128ms).
[14:26:07.101] <TB1>     INFO: 1597440 events read in total (54610ms).
[14:26:07.113] <TB1>     INFO: Test took 55681ms.
[14:26:07.145] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:07.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:08.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:09.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:10.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:11.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:12.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:13.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:13.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:14.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:15.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:16.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:17.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:18.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:19.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:20.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:21.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:22.660] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259780608
[14:26:22.741] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.306917 .. 41.509038
[14:26:22.815] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:22.825] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:22.825] <TB1>     INFO:     run 1 of 1
[14:26:22.825] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:23.170] <TB1>     INFO: Expecting 1364480 events.
[14:27:03.189] <TB1>     INFO: 1166064 events read in total (39304ms).
[14:27:10.481] <TB1>     INFO: 1364480 events read in total (46596ms).
[14:27:10.493] <TB1>     INFO: Test took 47669ms.
[14:27:10.522] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:10.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:11.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:12.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:13.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:14.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:15.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:16.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:17.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:18.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:18.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:19.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:20.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:21.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:22.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:23.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:24.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:25.513] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299798528
[14:27:25.596] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.441143 .. 41.113866
[14:27:25.670] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:27:25.681] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:25.681] <TB1>     INFO:     run 1 of 1
[14:27:25.681] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:26.024] <TB1>     INFO: Expecting 1297920 events.
[14:28:05.848] <TB1>     INFO: 1151184 events read in total (39109ms).
[14:28:11.408] <TB1>     INFO: 1297920 events read in total (44670ms).
[14:28:11.420] <TB1>     INFO: Test took 45739ms.
[14:28:11.449] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:11.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:12.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:13.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:14.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:15.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:16.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:17.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:17.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:18.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:19.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:20.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:21.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:22.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:23.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:24.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:25.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:26.299] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342937600
[14:28:26.380] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:28:26.380] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:28:26.390] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:26.390] <TB1>     INFO:     run 1 of 1
[14:28:26.391] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:26.733] <TB1>     INFO: Expecting 1364480 events.
[14:29:05.327] <TB1>     INFO: 1073992 events read in total (37879ms).
[14:29:16.167] <TB1>     INFO: 1364480 events read in total (48719ms).
[14:29:16.180] <TB1>     INFO: Test took 49789ms.
[14:29:16.213] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:16.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:17.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:18.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:19.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:20.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:21.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:22.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:23.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:24.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:25.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:25.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:26.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:27.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:28.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:29.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:30.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:31.804] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360030208
[14:29:31.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[14:29:31.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[14:29:31.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[14:29:31.842] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[14:29:31.842] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[14:29:31.842] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[14:29:31.842] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C0.dat
[14:29:31.849] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C1.dat
[14:29:31.856] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C2.dat
[14:29:31.863] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C3.dat
[14:29:31.870] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C4.dat
[14:29:31.877] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C5.dat
[14:29:31.884] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C6.dat
[14:29:31.890] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C7.dat
[14:29:31.897] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C8.dat
[14:29:31.904] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C9.dat
[14:29:31.911] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C10.dat
[14:29:31.918] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C11.dat
[14:29:31.925] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C12.dat
[14:29:31.931] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C13.dat
[14:29:31.938] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C14.dat
[14:29:31.945] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C15.dat
[14:29:31.952] <TB1>     INFO: PixTestTrim::trimTest() done
[14:29:31.952] <TB1>     INFO: vtrim:     100 115  94 113  87 104 102 126 108  96 101 106  90 111 113 106 
[14:29:31.952] <TB1>     INFO: vthrcomp:   99  97  84  97 102  96  89 102  85 101  99  78  99 101  84  96 
[14:29:31.952] <TB1>     INFO: vcal mean:  34.89  34.91  34.89  34.92  34.90  34.91  34.97  34.91  34.94  34.90  34.94  34.94  34.91  34.95  34.94  34.94 
[14:29:31.952] <TB1>     INFO: vcal RMS:    0.84   0.90   0.83   0.88   0.84   0.86   0.82   0.83   0.80   0.82   0.83   0.76   0.81   0.89   1.00   0.82 
[14:29:31.952] <TB1>     INFO: bits mean:   9.96   9.84   9.92   9.96  10.33   9.56   9.34   9.57   9.89   9.70   9.56   8.12   9.05   9.00   9.70   9.16 
[14:29:31.952] <TB1>     INFO: bits RMS:    2.72   2.61   2.57   2.61   2.51   2.71   2.46   2.58   2.58   2.76   2.67   2.69   2.93   2.76   2.48   2.87 
[14:29:31.967] <TB1>     INFO:    ----------------------------------------------------------------------
[14:29:31.967] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:29:31.967] <TB1>     INFO:    ----------------------------------------------------------------------
[14:29:31.969] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:29:31.969] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:29:31.979] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:31.979] <TB1>     INFO:     run 1 of 1
[14:29:31.979] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:32.322] <TB1>     INFO: Expecting 4160000 events.
[14:30:18.400] <TB1>     INFO: 1154880 events read in total (45363ms).
[14:31:04.407] <TB1>     INFO: 2295005 events read in total (91370ms).
[14:31:50.201] <TB1>     INFO: 3421635 events read in total (137164ms).
[14:32:20.296] <TB1>     INFO: 4160000 events read in total (167259ms).
[14:32:20.365] <TB1>     INFO: Test took 168386ms.
[14:32:20.497] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:20.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:22.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:24.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:26.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:28.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:30.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:32.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:33.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:35.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:37.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:39.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:41.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:43.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:45.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:47.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:48.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:50.834] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332410880
[14:32:50.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:32:50.910] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:32:50.910] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:32:50.920] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:50.920] <TB1>     INFO:     run 1 of 1
[14:32:50.920] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:51.263] <TB1>     INFO: Expecting 3473600 events.
[14:33:38.645] <TB1>     INFO: 1218195 events read in total (46667ms).
[14:34:26.028] <TB1>     INFO: 2415505 events read in total (94050ms).
[14:35:08.136] <TB1>     INFO: 3473600 events read in total (136158ms).
[14:35:08.175] <TB1>     INFO: Test took 137255ms.
[14:35:08.264] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:08.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:10.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:11.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:13.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:15.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:17.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:18.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:20.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:22.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:24.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:25.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:27.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:29.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:30.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:32.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:34.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:36.208] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365821952
[14:35:36.209] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:35:36.283] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:35:36.283] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:35:36.294] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:36.294] <TB1>     INFO:     run 1 of 1
[14:35:36.294] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:36.638] <TB1>     INFO: Expecting 3224000 events.
[14:36:25.965] <TB1>     INFO: 1277235 events read in total (48612ms).
[14:37:14.831] <TB1>     INFO: 2526970 events read in total (97478ms).
[14:37:42.232] <TB1>     INFO: 3224000 events read in total (124879ms).
[14:37:42.267] <TB1>     INFO: Test took 125973ms.
[14:37:42.339] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:42.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:44.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:45.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:47.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:49.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:50.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:52.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:54.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:55.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:57.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:59.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:00.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:02.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:03.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:05.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:07.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:08.670] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365821952
[14:38:08.671] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:38:08.744] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:38:08.744] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:38:08.754] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:08.754] <TB1>     INFO:     run 1 of 1
[14:38:08.754] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:09.098] <TB1>     INFO: Expecting 3224000 events.
[14:38:58.692] <TB1>     INFO: 1277550 events read in total (48879ms).
[14:39:47.665] <TB1>     INFO: 2526485 events read in total (97852ms).
[14:40:15.123] <TB1>     INFO: 3224000 events read in total (125310ms).
[14:40:15.160] <TB1>     INFO: Test took 126407ms.
[14:40:15.235] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:15.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:17.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:18.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:20.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:21.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:23.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:25.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:26.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:28.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:30.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:31.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:33.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:35.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:36.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:38.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:39.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:41.595] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365821952
[14:40:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:40:41.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:40:41.669] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:40:41.679] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:41.679] <TB1>     INFO:     run 1 of 1
[14:40:41.679] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:42.024] <TB1>     INFO: Expecting 3224000 events.
[14:41:32.164] <TB1>     INFO: 1277230 events read in total (49425ms).
[14:42:21.444] <TB1>     INFO: 2524915 events read in total (98705ms).
[14:42:49.024] <TB1>     INFO: 3224000 events read in total (126285ms).
[14:42:49.059] <TB1>     INFO: Test took 127380ms.
[14:42:49.138] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:49.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:50.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:52.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:54.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:55.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:57.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:58.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:00.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:02.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:03.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:05.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:06.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:08.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:10.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:11.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:13.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:14.916] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365821952
[14:43:14.917] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.78827, thr difference RMS: 1.68855
[14:43:14.917] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.76061, thr difference RMS: 1.67659
[14:43:14.917] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.2857, thr difference RMS: 1.25754
[14:43:14.918] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.8998, thr difference RMS: 1.69923
[14:43:14.918] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.7654, thr difference RMS: 1.54916
[14:43:14.918] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.52264, thr difference RMS: 1.77137
[14:43:14.918] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.33691, thr difference RMS: 1.42149
[14:43:14.918] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.57481, thr difference RMS: 1.35132
[14:43:14.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.5127, thr difference RMS: 1.26871
[14:43:14.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.2619, thr difference RMS: 1.67552
[14:43:14.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.8793, thr difference RMS: 1.66406
[14:43:14.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.94219, thr difference RMS: 1.27089
[14:43:14.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.5251, thr difference RMS: 1.42704
[14:43:14.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.50936, thr difference RMS: 1.46939
[14:43:14.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.39606, thr difference RMS: 1.58994
[14:43:14.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.26746, thr difference RMS: 1.60964
[14:43:14.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.63374, thr difference RMS: 1.68348
[14:43:14.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.72856, thr difference RMS: 1.67068
[14:43:14.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.24597, thr difference RMS: 1.25638
[14:43:14.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.83224, thr difference RMS: 1.66956
[14:43:14.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.82238, thr difference RMS: 1.54116
[14:43:14.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.48897, thr difference RMS: 1.77607
[14:43:14.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.35171, thr difference RMS: 1.42017
[14:43:14.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.45315, thr difference RMS: 1.32248
[14:43:14.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.51835, thr difference RMS: 1.23673
[14:43:14.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.2519, thr difference RMS: 1.66031
[14:43:14.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.85747, thr difference RMS: 1.65883
[14:43:14.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.87935, thr difference RMS: 1.27845
[14:43:14.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.5544, thr difference RMS: 1.41368
[14:43:14.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.36987, thr difference RMS: 1.47114
[14:43:14.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.35601, thr difference RMS: 1.59998
[14:43:14.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.2398, thr difference RMS: 1.63032
[14:43:14.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.66406, thr difference RMS: 1.66469
[14:43:14.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.72505, thr difference RMS: 1.62807
[14:43:14.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.2918, thr difference RMS: 1.25838
[14:43:14.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.81936, thr difference RMS: 1.63844
[14:43:14.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.94111, thr difference RMS: 1.51515
[14:43:14.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.54677, thr difference RMS: 1.79031
[14:43:14.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.46278, thr difference RMS: 1.43669
[14:43:14.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.3614, thr difference RMS: 1.30467
[14:43:14.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.50882, thr difference RMS: 1.22377
[14:43:14.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.3258, thr difference RMS: 1.65115
[14:43:14.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.94348, thr difference RMS: 1.6277
[14:43:14.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.83035, thr difference RMS: 1.257
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5259, thr difference RMS: 1.40253
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.33385, thr difference RMS: 1.4645
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.47709, thr difference RMS: 1.59875
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.29627, thr difference RMS: 1.59907
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.70174, thr difference RMS: 1.68328
[14:43:14.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.86871, thr difference RMS: 1.6254
[14:43:14.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.40303, thr difference RMS: 1.21157
[14:43:14.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.86478, thr difference RMS: 1.61952
[14:43:14.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.144, thr difference RMS: 1.48534
[14:43:14.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.72922, thr difference RMS: 1.78072
[14:43:14.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.62955, thr difference RMS: 1.41762
[14:43:14.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.38374, thr difference RMS: 1.29809
[14:43:14.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.60034, thr difference RMS: 1.22382
[14:43:14.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.4842, thr difference RMS: 1.6438
[14:43:14.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0919, thr difference RMS: 1.59076
[14:43:14.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.92736, thr difference RMS: 1.25448
[14:43:14.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.6716, thr difference RMS: 1.3833
[14:43:14.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.35028, thr difference RMS: 1.46154
[14:43:14.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.66535, thr difference RMS: 1.57283
[14:43:14.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.3529, thr difference RMS: 1.59579
[14:43:15.037] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:43:15.041] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1928 seconds
[14:43:15.041] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:43:15.757] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:43:15.757] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:43:15.764] <TB1>     INFO: ######################################################################
[14:43:15.764] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:43:15.764] <TB1>     INFO: ######################################################################
[14:43:15.764] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:15.764] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:43:15.764] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:15.764] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:43:15.775] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:43:15.775] <TB1>     INFO:     run 1 of 1
[14:43:15.775] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:16.119] <TB1>     INFO: Expecting 59072000 events.
[14:43:45.071] <TB1>     INFO: 1072800 events read in total (28237ms).
[14:44:13.351] <TB1>     INFO: 2141200 events read in total (56517ms).
[14:44:41.582] <TB1>     INFO: 3209000 events read in total (84748ms).
[14:45:09.776] <TB1>     INFO: 4280600 events read in total (112942ms).
[14:45:38.029] <TB1>     INFO: 5349000 events read in total (141195ms).
[14:46:06.189] <TB1>     INFO: 6417600 events read in total (169355ms).
[14:46:34.369] <TB1>     INFO: 7488400 events read in total (197535ms).
[14:47:02.623] <TB1>     INFO: 8557400 events read in total (225789ms).
[14:47:30.906] <TB1>     INFO: 9625200 events read in total (254072ms).
[14:47:59.110] <TB1>     INFO: 10693000 events read in total (282276ms).
[14:48:27.408] <TB1>     INFO: 11764800 events read in total (310574ms).
[14:48:55.691] <TB1>     INFO: 12833600 events read in total (338857ms).
[14:49:23.987] <TB1>     INFO: 13901600 events read in total (367153ms).
[14:49:52.253] <TB1>     INFO: 14973000 events read in total (395419ms).
[14:50:20.457] <TB1>     INFO: 16041800 events read in total (423623ms).
[14:50:48.619] <TB1>     INFO: 17110400 events read in total (451785ms).
[14:51:17.007] <TB1>     INFO: 18183200 events read in total (480173ms).
[14:51:45.259] <TB1>     INFO: 19251400 events read in total (508425ms).
[14:52:13.426] <TB1>     INFO: 20318800 events read in total (536592ms).
[14:52:41.698] <TB1>     INFO: 21388400 events read in total (564864ms).
[14:53:09.946] <TB1>     INFO: 22459600 events read in total (593112ms).
[14:53:38.264] <TB1>     INFO: 23528200 events read in total (621430ms).
[14:54:06.653] <TB1>     INFO: 24599600 events read in total (649819ms).
[14:54:34.941] <TB1>     INFO: 25668600 events read in total (678107ms).
[14:55:03.156] <TB1>     INFO: 26736800 events read in total (706322ms).
[14:55:31.366] <TB1>     INFO: 27806600 events read in total (734532ms).
[14:55:59.557] <TB1>     INFO: 28877600 events read in total (762723ms).
[14:56:27.733] <TB1>     INFO: 29945600 events read in total (790899ms).
[14:56:55.953] <TB1>     INFO: 31013600 events read in total (819119ms).
[14:57:24.213] <TB1>     INFO: 32085200 events read in total (847379ms).
[14:57:52.448] <TB1>     INFO: 33153400 events read in total (875614ms).
[14:58:20.837] <TB1>     INFO: 34222600 events read in total (904003ms).
[14:58:49.199] <TB1>     INFO: 35293800 events read in total (932365ms).
[14:59:17.447] <TB1>     INFO: 36361400 events read in total (960613ms).
[14:59:45.605] <TB1>     INFO: 37429000 events read in total (988771ms).
[15:00:13.845] <TB1>     INFO: 38498400 events read in total (1017011ms).
[15:00:42.245] <TB1>     INFO: 39569000 events read in total (1045411ms).
[15:01:10.431] <TB1>     INFO: 40637000 events read in total (1073597ms).
[15:01:38.676] <TB1>     INFO: 41704800 events read in total (1101842ms).
[15:02:06.975] <TB1>     INFO: 42775000 events read in total (1130141ms).
[15:02:35.339] <TB1>     INFO: 43844600 events read in total (1158505ms).
[15:03:03.615] <TB1>     INFO: 44912800 events read in total (1186781ms).
[15:03:31.938] <TB1>     INFO: 45980800 events read in total (1215104ms).
[15:04:00.232] <TB1>     INFO: 47050800 events read in total (1243398ms).
[15:04:28.555] <TB1>     INFO: 48119000 events read in total (1271721ms).
[15:04:56.882] <TB1>     INFO: 49187200 events read in total (1300048ms).
[15:05:25.172] <TB1>     INFO: 50255400 events read in total (1328338ms).
[15:05:53.649] <TB1>     INFO: 51325200 events read in total (1356815ms).
[15:06:22.047] <TB1>     INFO: 52391800 events read in total (1385213ms).
[15:06:50.341] <TB1>     INFO: 53459200 events read in total (1413507ms).
[15:07:18.678] <TB1>     INFO: 54526600 events read in total (1441844ms).
[15:07:47.038] <TB1>     INFO: 55596000 events read in total (1470204ms).
[15:08:15.463] <TB1>     INFO: 56665400 events read in total (1498629ms).
[15:08:43.803] <TB1>     INFO: 57732400 events read in total (1526969ms).
[15:09:12.203] <TB1>     INFO: 58800200 events read in total (1555369ms).
[15:09:19.696] <TB1>     INFO: 59072000 events read in total (1562862ms).
[15:09:19.717] <TB1>     INFO: Test took 1563942ms.
[15:09:19.774] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:19.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:19.904] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:21.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:21.099] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:22.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:22.251] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:23.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:23.434] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:24.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:24.622] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:25.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:25.790] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:26.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:26.963] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:28.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:28.125] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:29.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:29.300] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:30.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:30.484] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:31.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:31.649] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:32.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:32.830] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:33.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:33.995] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:35.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:35.183] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:36.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:36.370] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:37.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:37.553] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:38.738] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501379072
[15:09:38.769] <TB1>     INFO: PixTestScurves::scurves() done 
[15:09:38.769] <TB1>     INFO: Vcal mean:  35.00  35.11  35.00  35.05  35.02  35.04  35.07  35.04  35.06  35.02  35.03  35.02  35.01  35.09  35.11  35.05 
[15:09:38.769] <TB1>     INFO: Vcal RMS:    0.72   0.77   0.71   0.79   0.73   0.73   0.69   0.73   0.69   0.70   0.71   0.63   0.71   0.76   0.88   0.70 
[15:09:38.769] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:09:38.841] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:09:38.841] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:09:38.841] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:09:38.841] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:09:38.841] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:09:38.841] <TB1>     INFO: ######################################################################
[15:09:38.841] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:09:38.841] <TB1>     INFO: ######################################################################
[15:09:38.844] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:09:39.187] <TB1>     INFO: Expecting 41600 events.
[15:09:43.275] <TB1>     INFO: 41600 events read in total (3362ms).
[15:09:43.277] <TB1>     INFO: Test took 4433ms.
[15:09:43.287] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:43.287] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:09:43.288] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:09:43.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:09:43.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:09:43.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:09:43.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:09:43.634] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:09:43.991] <TB1>     INFO: Expecting 41600 events.
[15:09:48.139] <TB1>     INFO: 41600 events read in total (3433ms).
[15:09:48.139] <TB1>     INFO: Test took 4505ms.
[15:09:48.149] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:48.149] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:09:48.149] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:09:48.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.287
[15:09:48.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 188
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.086
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.062
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.085
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.244
[15:09:48.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.229
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,12] phvalue 167
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.399
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 164
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.301
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.127
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.792
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.207
[15:09:48.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 164
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.244
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.257
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.03
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.819
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 172
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.095
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:09:48.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:09:48.241] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:09:48.598] <TB1>     INFO: Expecting 41600 events.
[15:09:52.747] <TB1>     INFO: 41600 events read in total (3434ms).
[15:09:52.748] <TB1>     INFO: Test took 4506ms.
[15:09:52.760] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:52.761] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:09:52.761] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:09:52.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 12
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1349
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 84
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.698
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 84
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4344
[15:09:52.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 61
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9249
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 71
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8142
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 67
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0804
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 65
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.335
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 63
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1961
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 69
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8657
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 76
[15:09:52.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1597
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 72
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7656
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 57
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0126
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 66
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1719
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,6] phvalue 59
[15:09:52.768] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.58
[15:09:52.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 72
[15:09:52.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8421
[15:09:52.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[15:09:52.771] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7604
[15:09:52.771] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,20] phvalue 57
[15:09:52.773] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 0 0
[15:09:53.171] <TB1>     INFO: Expecting 2560 events.
[15:09:54.130] <TB1>     INFO: 2560 events read in total (243ms).
[15:09:54.131] <TB1>     INFO: Test took 1358ms.
[15:09:54.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:54.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 1 1
[15:09:54.638] <TB1>     INFO: Expecting 2560 events.
[15:09:55.595] <TB1>     INFO: 2560 events read in total (242ms).
[15:09:55.595] <TB1>     INFO: Test took 1461ms.
[15:09:55.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:55.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 2 2
[15:09:56.103] <TB1>     INFO: Expecting 2560 events.
[15:09:57.063] <TB1>     INFO: 2560 events read in total (245ms).
[15:09:57.063] <TB1>     INFO: Test took 1467ms.
[15:09:57.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:57.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 3 3
[15:09:57.570] <TB1>     INFO: Expecting 2560 events.
[15:09:58.530] <TB1>     INFO: 2560 events read in total (245ms).
[15:09:58.531] <TB1>     INFO: Test took 1466ms.
[15:09:58.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:58.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 4 4
[15:09:59.039] <TB1>     INFO: Expecting 2560 events.
[15:09:59.996] <TB1>     INFO: 2560 events read in total (243ms).
[15:09:59.996] <TB1>     INFO: Test took 1462ms.
[15:09:59.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:59.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 5 5
[15:10:00.503] <TB1>     INFO: Expecting 2560 events.
[15:10:01.462] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:01.463] <TB1>     INFO: Test took 1467ms.
[15:10:01.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:01.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 6 6
[15:10:01.970] <TB1>     INFO: Expecting 2560 events.
[15:10:02.929] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:02.930] <TB1>     INFO: Test took 1467ms.
[15:10:02.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:02.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 7 7
[15:10:03.437] <TB1>     INFO: Expecting 2560 events.
[15:10:04.395] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:04.395] <TB1>     INFO: Test took 1465ms.
[15:10:04.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:04.396] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 8 8
[15:10:04.902] <TB1>     INFO: Expecting 2560 events.
[15:10:05.859] <TB1>     INFO: 2560 events read in total (242ms).
[15:10:05.860] <TB1>     INFO: Test took 1464ms.
[15:10:05.860] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:05.860] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[15:10:06.367] <TB1>     INFO: Expecting 2560 events.
[15:10:07.327] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:07.327] <TB1>     INFO: Test took 1467ms.
[15:10:07.327] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:07.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 10 10
[15:10:07.835] <TB1>     INFO: Expecting 2560 events.
[15:10:08.793] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:08.793] <TB1>     INFO: Test took 1465ms.
[15:10:08.793] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:08.793] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 11 11
[15:10:09.303] <TB1>     INFO: Expecting 2560 events.
[15:10:10.260] <TB1>     INFO: 2560 events read in total (242ms).
[15:10:10.261] <TB1>     INFO: Test took 1468ms.
[15:10:10.261] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:10.261] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 6, 12 12
[15:10:10.769] <TB1>     INFO: Expecting 2560 events.
[15:10:11.728] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:11.729] <TB1>     INFO: Test took 1468ms.
[15:10:11.730] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:11.730] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 13 13
[15:10:12.237] <TB1>     INFO: Expecting 2560 events.
[15:10:13.195] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:13.195] <TB1>     INFO: Test took 1465ms.
[15:10:13.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:13.196] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 14 14
[15:10:13.703] <TB1>     INFO: Expecting 2560 events.
[15:10:14.662] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:14.663] <TB1>     INFO: Test took 1467ms.
[15:10:14.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:14.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 20, 15 15
[15:10:15.170] <TB1>     INFO: Expecting 2560 events.
[15:10:16.129] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:16.129] <TB1>     INFO: Test took 1465ms.
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:10:16.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:10:16.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:10:16.132] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:16.639] <TB1>     INFO: Expecting 655360 events.
[15:10:28.461] <TB1>     INFO: 655360 events read in total (11107ms).
[15:10:28.471] <TB1>     INFO: Expecting 655360 events.
[15:10:40.230] <TB1>     INFO: 655360 events read in total (11186ms).
[15:10:40.245] <TB1>     INFO: Expecting 655360 events.
[15:10:51.845] <TB1>     INFO: 655360 events read in total (11037ms).
[15:10:51.865] <TB1>     INFO: Expecting 655360 events.
[15:11:03.429] <TB1>     INFO: 655360 events read in total (11008ms).
[15:11:03.452] <TB1>     INFO: Expecting 655360 events.
[15:11:15.017] <TB1>     INFO: 655360 events read in total (11009ms).
[15:11:15.045] <TB1>     INFO: Expecting 655360 events.
[15:11:26.600] <TB1>     INFO: 655360 events read in total (11004ms).
[15:11:26.632] <TB1>     INFO: Expecting 655360 events.
[15:11:38.197] <TB1>     INFO: 655360 events read in total (11016ms).
[15:11:38.234] <TB1>     INFO: Expecting 655360 events.
[15:11:49.834] <TB1>     INFO: 655360 events read in total (11057ms).
[15:11:49.874] <TB1>     INFO: Expecting 655360 events.
[15:12:01.486] <TB1>     INFO: 655360 events read in total (11078ms).
[15:12:01.531] <TB1>     INFO: Expecting 655360 events.
[15:12:13.168] <TB1>     INFO: 655360 events read in total (11104ms).
[15:12:13.218] <TB1>     INFO: Expecting 655360 events.
[15:12:24.866] <TB1>     INFO: 655360 events read in total (11121ms).
[15:12:24.920] <TB1>     INFO: Expecting 655360 events.
[15:12:36.584] <TB1>     INFO: 655360 events read in total (11136ms).
[15:12:36.642] <TB1>     INFO: Expecting 655360 events.
[15:12:48.269] <TB1>     INFO: 655360 events read in total (11100ms).
[15:12:48.332] <TB1>     INFO: Expecting 655360 events.
[15:12:59.957] <TB1>     INFO: 655360 events read in total (11098ms).
[15:13:00.024] <TB1>     INFO: Expecting 655360 events.
[15:13:11.679] <TB1>     INFO: 655360 events read in total (11129ms).
[15:13:11.756] <TB1>     INFO: Expecting 655360 events.
[15:13:23.374] <TB1>     INFO: 655360 events read in total (11092ms).
[15:13:23.451] <TB1>     INFO: Test took 187319ms.
[15:13:23.545] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:23.853] <TB1>     INFO: Expecting 655360 events.
[15:13:35.596] <TB1>     INFO: 655360 events read in total (11028ms).
[15:13:35.607] <TB1>     INFO: Expecting 655360 events.
[15:13:47.213] <TB1>     INFO: 655360 events read in total (11036ms).
[15:13:47.228] <TB1>     INFO: Expecting 655360 events.
[15:13:58.834] <TB1>     INFO: 655360 events read in total (11039ms).
[15:13:58.853] <TB1>     INFO: Expecting 655360 events.
[15:14:10.510] <TB1>     INFO: 655360 events read in total (11098ms).
[15:14:10.533] <TB1>     INFO: Expecting 655360 events.
[15:14:22.147] <TB1>     INFO: 655360 events read in total (11058ms).
[15:14:22.175] <TB1>     INFO: Expecting 655360 events.
[15:14:33.785] <TB1>     INFO: 655360 events read in total (11060ms).
[15:14:33.817] <TB1>     INFO: Expecting 655360 events.
[15:14:45.423] <TB1>     INFO: 655360 events read in total (11060ms).
[15:14:45.458] <TB1>     INFO: Expecting 655360 events.
[15:14:57.029] <TB1>     INFO: 655360 events read in total (11026ms).
[15:14:57.069] <TB1>     INFO: Expecting 655360 events.
[15:15:08.688] <TB1>     INFO: 655360 events read in total (11076ms).
[15:15:08.733] <TB1>     INFO: Expecting 655360 events.
[15:15:20.367] <TB1>     INFO: 655360 events read in total (11104ms).
[15:15:20.415] <TB1>     INFO: Expecting 655360 events.
[15:15:31.986] <TB1>     INFO: 655360 events read in total (11039ms).
[15:15:32.039] <TB1>     INFO: Expecting 655360 events.
[15:15:43.604] <TB1>     INFO: 655360 events read in total (11035ms).
[15:15:43.661] <TB1>     INFO: Expecting 655360 events.
[15:15:55.305] <TB1>     INFO: 655360 events read in total (11117ms).
[15:15:55.367] <TB1>     INFO: Expecting 655360 events.
[15:16:06.971] <TB1>     INFO: 655360 events read in total (11077ms).
[15:16:07.037] <TB1>     INFO: Expecting 655360 events.
[15:16:18.615] <TB1>     INFO: 655360 events read in total (11052ms).
[15:16:18.687] <TB1>     INFO: Expecting 655360 events.
[15:16:30.295] <TB1>     INFO: 655360 events read in total (11082ms).
[15:16:30.370] <TB1>     INFO: Test took 186825ms.
[15:16:30.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:16:30.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:16:30.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:16:30.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:16:30.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:16:30.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:16:30.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:16:30.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:16:30.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:16:30.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:16:30.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:16:30.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:16:30.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:16:30.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:30.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:16:30.551] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.558] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.565] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.572] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:16:30.579] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:16:30.587] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:16:30.593] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.600] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.608] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:16:30.615] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:16:30.622] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:16:30.630] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:16:30.637] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:16:30.644] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:16:30.651] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:16:30.658] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.665] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.672] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.679] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.686] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.693] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.700] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.707] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.714] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.721] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.728] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:30.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:16:30.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[15:16:30.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[15:16:30.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[15:16:30.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[15:16:30.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[15:16:30.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[15:16:30.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[15:16:30.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[15:16:30.769] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[15:16:30.769] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[15:16:30.769] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[15:16:31.115] <TB1>     INFO: Expecting 41600 events.
[15:16:34.939] <TB1>     INFO: 41600 events read in total (3109ms).
[15:16:34.939] <TB1>     INFO: Test took 4167ms.
[15:16:35.590] <TB1>     INFO: Expecting 41600 events.
[15:16:39.404] <TB1>     INFO: 41600 events read in total (3099ms).
[15:16:39.404] <TB1>     INFO: Test took 4157ms.
[15:16:40.056] <TB1>     INFO: Expecting 41600 events.
[15:16:43.914] <TB1>     INFO: 41600 events read in total (3144ms).
[15:16:43.914] <TB1>     INFO: Test took 4203ms.
[15:16:44.219] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:44.350] <TB1>     INFO: Expecting 2560 events.
[15:16:45.310] <TB1>     INFO: 2560 events read in total (245ms).
[15:16:45.310] <TB1>     INFO: Test took 1091ms.
[15:16:45.312] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:45.819] <TB1>     INFO: Expecting 2560 events.
[15:16:46.778] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:46.778] <TB1>     INFO: Test took 1466ms.
[15:16:46.780] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:47.287] <TB1>     INFO: Expecting 2560 events.
[15:16:48.246] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:48.247] <TB1>     INFO: Test took 1467ms.
[15:16:48.249] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:48.755] <TB1>     INFO: Expecting 2560 events.
[15:16:49.714] <TB1>     INFO: 2560 events read in total (244ms).
[15:16:49.714] <TB1>     INFO: Test took 1465ms.
[15:16:49.716] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:50.223] <TB1>     INFO: Expecting 2560 events.
[15:16:51.180] <TB1>     INFO: 2560 events read in total (242ms).
[15:16:51.181] <TB1>     INFO: Test took 1465ms.
[15:16:51.183] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:51.689] <TB1>     INFO: Expecting 2560 events.
[15:16:52.646] <TB1>     INFO: 2560 events read in total (242ms).
[15:16:52.646] <TB1>     INFO: Test took 1463ms.
[15:16:52.649] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:53.155] <TB1>     INFO: Expecting 2560 events.
[15:16:54.115] <TB1>     INFO: 2560 events read in total (245ms).
[15:16:54.115] <TB1>     INFO: Test took 1466ms.
[15:16:54.117] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:54.623] <TB1>     INFO: Expecting 2560 events.
[15:16:55.581] <TB1>     INFO: 2560 events read in total (243ms).
[15:16:55.581] <TB1>     INFO: Test took 1464ms.
[15:16:55.583] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:56.091] <TB1>     INFO: Expecting 2560 events.
[15:16:57.050] <TB1>     INFO: 2560 events read in total (245ms).
[15:16:57.050] <TB1>     INFO: Test took 1467ms.
[15:16:57.053] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:57.559] <TB1>     INFO: Expecting 2560 events.
[15:16:58.519] <TB1>     INFO: 2560 events read in total (245ms).
[15:16:58.520] <TB1>     INFO: Test took 1468ms.
[15:16:58.522] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:59.028] <TB1>     INFO: Expecting 2560 events.
[15:16:59.985] <TB1>     INFO: 2560 events read in total (242ms).
[15:16:59.986] <TB1>     INFO: Test took 1464ms.
[15:16:59.988] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:00.495] <TB1>     INFO: Expecting 2560 events.
[15:17:01.452] <TB1>     INFO: 2560 events read in total (243ms).
[15:17:01.453] <TB1>     INFO: Test took 1465ms.
[15:17:01.455] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:01.961] <TB1>     INFO: Expecting 2560 events.
[15:17:02.921] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:02.922] <TB1>     INFO: Test took 1467ms.
[15:17:02.924] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:03.430] <TB1>     INFO: Expecting 2560 events.
[15:17:04.389] <TB1>     INFO: 2560 events read in total (244ms).
[15:17:04.389] <TB1>     INFO: Test took 1465ms.
[15:17:04.391] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:04.898] <TB1>     INFO: Expecting 2560 events.
[15:17:05.855] <TB1>     INFO: 2560 events read in total (242ms).
[15:17:05.855] <TB1>     INFO: Test took 1464ms.
[15:17:05.858] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:06.364] <TB1>     INFO: Expecting 2560 events.
[15:17:07.321] <TB1>     INFO: 2560 events read in total (242ms).
[15:17:07.321] <TB1>     INFO: Test took 1463ms.
[15:17:07.324] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:07.830] <TB1>     INFO: Expecting 2560 events.
[15:17:08.790] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:08.790] <TB1>     INFO: Test took 1466ms.
[15:17:08.793] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:09.299] <TB1>     INFO: Expecting 2560 events.
[15:17:10.258] <TB1>     INFO: 2560 events read in total (244ms).
[15:17:10.259] <TB1>     INFO: Test took 1466ms.
[15:17:10.261] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:10.768] <TB1>     INFO: Expecting 2560 events.
[15:17:11.728] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:11.728] <TB1>     INFO: Test took 1467ms.
[15:17:11.730] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:12.238] <TB1>     INFO: Expecting 2560 events.
[15:17:13.196] <TB1>     INFO: 2560 events read in total (243ms).
[15:17:13.197] <TB1>     INFO: Test took 1467ms.
[15:17:13.199] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:13.706] <TB1>     INFO: Expecting 2560 events.
[15:17:14.666] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:14.666] <TB1>     INFO: Test took 1467ms.
[15:17:14.668] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:15.175] <TB1>     INFO: Expecting 2560 events.
[15:17:16.134] <TB1>     INFO: 2560 events read in total (244ms).
[15:17:16.134] <TB1>     INFO: Test took 1466ms.
[15:17:16.136] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:16.642] <TB1>     INFO: Expecting 2560 events.
[15:17:17.602] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:17.603] <TB1>     INFO: Test took 1467ms.
[15:17:17.605] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:18.112] <TB1>     INFO: Expecting 2560 events.
[15:17:19.071] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:19.071] <TB1>     INFO: Test took 1466ms.
[15:17:19.077] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:19.580] <TB1>     INFO: Expecting 2560 events.
[15:17:20.540] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:20.540] <TB1>     INFO: Test took 1463ms.
[15:17:20.542] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:21.049] <TB1>     INFO: Expecting 2560 events.
[15:17:22.010] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:22.010] <TB1>     INFO: Test took 1468ms.
[15:17:22.013] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:22.519] <TB1>     INFO: Expecting 2560 events.
[15:17:23.477] <TB1>     INFO: 2560 events read in total (243ms).
[15:17:23.478] <TB1>     INFO: Test took 1465ms.
[15:17:23.482] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:23.987] <TB1>     INFO: Expecting 2560 events.
[15:17:24.944] <TB1>     INFO: 2560 events read in total (243ms).
[15:17:24.944] <TB1>     INFO: Test took 1463ms.
[15:17:24.947] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:25.453] <TB1>     INFO: Expecting 2560 events.
[15:17:26.414] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:26.414] <TB1>     INFO: Test took 1468ms.
[15:17:26.419] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:26.923] <TB1>     INFO: Expecting 2560 events.
[15:17:27.884] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:27.884] <TB1>     INFO: Test took 1466ms.
[15:17:27.887] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:28.393] <TB1>     INFO: Expecting 2560 events.
[15:17:29.354] <TB1>     INFO: 2560 events read in total (247ms).
[15:17:29.354] <TB1>     INFO: Test took 1467ms.
[15:17:29.357] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:29.863] <TB1>     INFO: Expecting 2560 events.
[15:17:30.824] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:30.824] <TB1>     INFO: Test took 1468ms.
[15:17:31.859] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:17:31.859] <TB1>     INFO: PH scale (per ROC):    90  74  80  74  88  75  76  70  76  75  72  78  74  72  68  83
[15:17:31.859] <TB1>     INFO: PH offset (per ROC):  160 171 186 178 176 183 186 181 173 176 192 180 190 179 176 186
[15:17:32.034] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:17:32.037] <TB1>     INFO: ######################################################################
[15:17:32.038] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:17:32.038] <TB1>     INFO: ######################################################################
[15:17:32.038] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:17:32.051] <TB1>     INFO: scanning low vcal = 10
[15:17:32.394] <TB1>     INFO: Expecting 41600 events.
[15:17:36.130] <TB1>     INFO: 41600 events read in total (3020ms).
[15:17:36.130] <TB1>     INFO: Test took 4079ms.
[15:17:36.132] <TB1>     INFO: scanning low vcal = 20
[15:17:36.638] <TB1>     INFO: Expecting 41600 events.
[15:17:40.378] <TB1>     INFO: 41600 events read in total (3025ms).
[15:17:40.378] <TB1>     INFO: Test took 4246ms.
[15:17:40.381] <TB1>     INFO: scanning low vcal = 30
[15:17:40.886] <TB1>     INFO: Expecting 41600 events.
[15:17:44.632] <TB1>     INFO: 41600 events read in total (3031ms).
[15:17:44.633] <TB1>     INFO: Test took 4252ms.
[15:17:44.635] <TB1>     INFO: scanning low vcal = 40
[15:17:45.135] <TB1>     INFO: Expecting 41600 events.
[15:17:49.412] <TB1>     INFO: 41600 events read in total (3562ms).
[15:17:49.413] <TB1>     INFO: Test took 4778ms.
[15:17:49.416] <TB1>     INFO: scanning low vcal = 50
[15:17:49.836] <TB1>     INFO: Expecting 41600 events.
[15:17:54.100] <TB1>     INFO: 41600 events read in total (3549ms).
[15:17:54.100] <TB1>     INFO: Test took 4684ms.
[15:17:54.103] <TB1>     INFO: scanning low vcal = 60
[15:17:54.523] <TB1>     INFO: Expecting 41600 events.
[15:17:58.805] <TB1>     INFO: 41600 events read in total (3567ms).
[15:17:58.806] <TB1>     INFO: Test took 4703ms.
[15:17:58.808] <TB1>     INFO: scanning low vcal = 70
[15:17:59.227] <TB1>     INFO: Expecting 41600 events.
[15:18:03.515] <TB1>     INFO: 41600 events read in total (3573ms).
[15:18:03.515] <TB1>     INFO: Test took 4707ms.
[15:18:03.518] <TB1>     INFO: scanning low vcal = 80
[15:18:03.936] <TB1>     INFO: Expecting 41600 events.
[15:18:08.231] <TB1>     INFO: 41600 events read in total (3580ms).
[15:18:08.232] <TB1>     INFO: Test took 4714ms.
[15:18:08.235] <TB1>     INFO: scanning low vcal = 90
[15:18:08.654] <TB1>     INFO: Expecting 41600 events.
[15:18:12.937] <TB1>     INFO: 41600 events read in total (3569ms).
[15:18:12.938] <TB1>     INFO: Test took 4703ms.
[15:18:12.941] <TB1>     INFO: scanning low vcal = 100
[15:18:13.362] <TB1>     INFO: Expecting 41600 events.
[15:18:17.773] <TB1>     INFO: 41600 events read in total (3696ms).
[15:18:17.774] <TB1>     INFO: Test took 4833ms.
[15:18:17.777] <TB1>     INFO: scanning low vcal = 110
[15:18:18.197] <TB1>     INFO: Expecting 41600 events.
[15:18:22.481] <TB1>     INFO: 41600 events read in total (3569ms).
[15:18:22.481] <TB1>     INFO: Test took 4704ms.
[15:18:22.484] <TB1>     INFO: scanning low vcal = 120
[15:18:22.906] <TB1>     INFO: Expecting 41600 events.
[15:18:27.197] <TB1>     INFO: 41600 events read in total (3575ms).
[15:18:27.198] <TB1>     INFO: Test took 4714ms.
[15:18:27.200] <TB1>     INFO: scanning low vcal = 130
[15:18:27.621] <TB1>     INFO: Expecting 41600 events.
[15:18:31.900] <TB1>     INFO: 41600 events read in total (3564ms).
[15:18:31.901] <TB1>     INFO: Test took 4701ms.
[15:18:31.903] <TB1>     INFO: scanning low vcal = 140
[15:18:32.326] <TB1>     INFO: Expecting 41600 events.
[15:18:36.605] <TB1>     INFO: 41600 events read in total (3564ms).
[15:18:36.606] <TB1>     INFO: Test took 4703ms.
[15:18:36.609] <TB1>     INFO: scanning low vcal = 150
[15:18:37.030] <TB1>     INFO: Expecting 41600 events.
[15:18:41.310] <TB1>     INFO: 41600 events read in total (3565ms).
[15:18:41.311] <TB1>     INFO: Test took 4702ms.
[15:18:41.314] <TB1>     INFO: scanning low vcal = 160
[15:18:41.734] <TB1>     INFO: Expecting 41600 events.
[15:18:46.021] <TB1>     INFO: 41600 events read in total (3572ms).
[15:18:46.022] <TB1>     INFO: Test took 4708ms.
[15:18:46.025] <TB1>     INFO: scanning low vcal = 170
[15:18:46.445] <TB1>     INFO: Expecting 41600 events.
[15:18:50.729] <TB1>     INFO: 41600 events read in total (3569ms).
[15:18:50.730] <TB1>     INFO: Test took 4705ms.
[15:18:50.734] <TB1>     INFO: scanning low vcal = 180
[15:18:51.154] <TB1>     INFO: Expecting 41600 events.
[15:18:55.440] <TB1>     INFO: 41600 events read in total (3571ms).
[15:18:55.441] <TB1>     INFO: Test took 4707ms.
[15:18:55.444] <TB1>     INFO: scanning low vcal = 190
[15:18:55.863] <TB1>     INFO: Expecting 41600 events.
[15:19:00.148] <TB1>     INFO: 41600 events read in total (3570ms).
[15:19:00.148] <TB1>     INFO: Test took 4704ms.
[15:19:00.151] <TB1>     INFO: scanning low vcal = 200
[15:19:00.570] <TB1>     INFO: Expecting 41600 events.
[15:19:04.850] <TB1>     INFO: 41600 events read in total (3566ms).
[15:19:04.850] <TB1>     INFO: Test took 4699ms.
[15:19:04.853] <TB1>     INFO: scanning low vcal = 210
[15:19:05.273] <TB1>     INFO: Expecting 41600 events.
[15:19:09.557] <TB1>     INFO: 41600 events read in total (3570ms).
[15:19:09.558] <TB1>     INFO: Test took 4705ms.
[15:19:09.561] <TB1>     INFO: scanning low vcal = 220
[15:19:09.979] <TB1>     INFO: Expecting 41600 events.
[15:19:14.268] <TB1>     INFO: 41600 events read in total (3574ms).
[15:19:14.269] <TB1>     INFO: Test took 4708ms.
[15:19:14.272] <TB1>     INFO: scanning low vcal = 230
[15:19:14.689] <TB1>     INFO: Expecting 41600 events.
[15:19:18.978] <TB1>     INFO: 41600 events read in total (3574ms).
[15:19:18.978] <TB1>     INFO: Test took 4706ms.
[15:19:18.981] <TB1>     INFO: scanning low vcal = 240
[15:19:19.402] <TB1>     INFO: Expecting 41600 events.
[15:19:23.680] <TB1>     INFO: 41600 events read in total (3563ms).
[15:19:23.681] <TB1>     INFO: Test took 4700ms.
[15:19:23.684] <TB1>     INFO: scanning low vcal = 250
[15:19:24.108] <TB1>     INFO: Expecting 41600 events.
[15:19:28.395] <TB1>     INFO: 41600 events read in total (3572ms).
[15:19:28.395] <TB1>     INFO: Test took 4711ms.
[15:19:28.399] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:19:28.817] <TB1>     INFO: Expecting 41600 events.
[15:19:33.101] <TB1>     INFO: 41600 events read in total (3568ms).
[15:19:33.101] <TB1>     INFO: Test took 4702ms.
[15:19:33.104] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:19:33.523] <TB1>     INFO: Expecting 41600 events.
[15:19:37.806] <TB1>     INFO: 41600 events read in total (3568ms).
[15:19:37.807] <TB1>     INFO: Test took 4703ms.
[15:19:37.810] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:19:38.230] <TB1>     INFO: Expecting 41600 events.
[15:19:42.513] <TB1>     INFO: 41600 events read in total (3568ms).
[15:19:42.514] <TB1>     INFO: Test took 4704ms.
[15:19:42.517] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:19:42.934] <TB1>     INFO: Expecting 41600 events.
[15:19:47.220] <TB1>     INFO: 41600 events read in total (3571ms).
[15:19:47.221] <TB1>     INFO: Test took 4704ms.
[15:19:47.224] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:19:47.644] <TB1>     INFO: Expecting 41600 events.
[15:19:51.930] <TB1>     INFO: 41600 events read in total (3571ms).
[15:19:51.930] <TB1>     INFO: Test took 4706ms.
[15:19:52.469] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:19:52.471] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:19:52.472] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:19:52.472] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:19:52.472] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:19:52.472] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:19:52.473] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:19:52.473] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:19:52.473] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:19:52.473] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:19:52.474] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:19:52.474] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:19:52.474] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:19:52.474] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:19:52.475] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:19:52.475] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:19:52.475] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:20:33.584] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:20:33.585] <TB1>     INFO: non-linearity mean:  0.963 0.959 0.962 0.960 0.971 0.962 0.957 0.958 0.953 0.956 0.959 0.957 0.960 0.964 0.963 0.961
[15:20:33.586] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.005 0.004 0.005 0.007 0.006 0.007 0.007 0.008 0.006 0.007 0.006 0.006 0.006
[15:20:33.587] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:20:33.612] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:20:33.636] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:20:33.660] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:20:33.683] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:20:33.707] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:20:33.731] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:20:33.794] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:20:33.820] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:20:33.844] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:20:33.867] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:20:33.891] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:20:33.914] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:20:33.937] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:20:33.961] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:20:33.984] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-49_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:20:34.008] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[15:20:34.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:20:34.016] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:20:34.016] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:20:34.019] <TB1>     INFO: ######################################################################
[15:20:34.020] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:20:34.020] <TB1>     INFO: ######################################################################
[15:20:34.024] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:20:34.047] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:34.047] <TB1>     INFO:     run 1 of 1
[15:20:34.049] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:34.488] <TB1>     INFO: Expecting 3120000 events.
[15:21:24.943] <TB1>     INFO: 1248690 events read in total (49740ms).
[15:22:14.907] <TB1>     INFO: 2497240 events read in total (99704ms).
[15:22:39.586] <TB1>     INFO: 3120000 events read in total (124384ms).
[15:22:39.632] <TB1>     INFO: Test took 125583ms.
[15:22:39.716] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:39.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:22:41.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:22:42.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:22:44.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:22:45.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:22:47.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:48.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:50.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:51.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:52.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:54.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:55.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:57.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:58.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:00.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:02.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:03.729] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407207936
[15:23:03.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:23:03.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.0136, RMS = 1.49406
[15:23:03.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:23:03.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:23:03.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.0769, RMS = 1.48782
[15:23:03.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8003, RMS = 1.25919
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.8483, RMS = 1.41372
[15:23:03.778] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 69.3541, RMS = 2.47907
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.1892, RMS = 2.45524
[15:23:03.779] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5783, RMS = 1.4814
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.8987, RMS = 1.70411
[15:23:03.780] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.7707, RMS = 2.1331
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.0734, RMS = 2.00352
[15:23:03.781] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.3829, RMS = 1.20072
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.9566, RMS = 1.7282
[15:23:03.782] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.0245, RMS = 2.79602
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.5581, RMS = 2.86357
[15:23:03.783] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.1659, RMS = 1.98952
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.8165, RMS = 2.05418
[15:23:03.784] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.424, RMS = 1.46758
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.7944, RMS = 2.33681
[15:23:03.785] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 87.1806, RMS = 1.9021
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 97
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.2159, RMS = 1.6654
[15:23:03.787] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.7934, RMS = 1.84024
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.8243, RMS = 1.49684
[15:23:03.788] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 65.35, RMS = 1.41865
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 73
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 61.5344, RMS = 1.36671
[15:23:03.789] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 69
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.5851, RMS = 1.95816
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.8566, RMS = 1.48625
[15:23:03.790] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:23:03.791] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:23:03.791] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.9262, RMS = 1.91718
[15:23:03.791] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:23:03.791] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:23:03.792] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.5944, RMS = 1.72836
[15:23:03.792] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 61.4918, RMS = 2.95292
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 77
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 55.2043, RMS = 3.2704
[15:23:03.793] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 72
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.0172, RMS = 1.81427
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.6067, RMS = 3.03793
[15:23:03.794] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:03.797] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 149 seconds
[15:23:03.798] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[15:23:03.798] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:23:03.906] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:23:03.906] <TB1>     INFO: enter test to run
[15:23:03.906] <TB1>     INFO:   test:  no parameter change
[15:23:03.910] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[15:23:03.911] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 479.1mA
[15:23:03.911] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:23:03.911] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:23:04.419] <TB1>    QUIET: Connection to board 26 closed.
[15:23:04.427] <TB1>     INFO: pXar: this is the end, my friend
[15:23:04.427] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
