#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55a6ce3674c0 .scope module, "tb_traffic" "tb_traffic" 2 8;
 .timescale -8 -12;
P_0x55a6ce39ea80 .param/l "ENDTIME" 0 2 10, +C4<00000000000001100001101010000000>;
v0x55a6ce3d30d0_0 .var "clk", 0 0;
v0x55a6ce3d3190_0 .net "light_farm", 2 0, v0x55a6ce3d2bf0_0;  1 drivers
v0x55a6ce3d3230_0 .net "light_highway", 2 0, v0x55a6ce3d2cd0_0;  1 drivers
v0x55a6ce3d3300_0 .var "rst_n", 0 0;
v0x55a6ce3d33d0_0 .var "sensor", 0 0;
S_0x55a6ce367020 .scope task, "clock_gen" "clock_gen" 2 50, 2 50 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.clock_gen ;
T_0.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55a6ce3d30d0_0;
    %nor/r;
    %store/vec4 v0x55a6ce3d30d0_0, 0, 1;
    %jmp T_0.0;
    %end;
S_0x55a6ce3683a0 .scope task, "debug_output" "debug_output" 2 77, 2 77 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.debug_output ;
    %vpi_call 2 79 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 80 "$display", "------------------     -----------------------" {0 0 0};
    %vpi_call 2 81 "$display", "----------- SIMULATION RESULT ----------------" {0 0 0};
    %vpi_call 2 82 "$display", "--------------             -------------------" {0 0 0};
    %vpi_call 2 83 "$display", "----------------         ---------------------" {0 0 0};
    %vpi_call 2 84 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 85 "$monitor", "TIME = %d, reset = %b, sensor = %b, light of highway = %h, light of farm road = %h", $time, v0x55a6ce3d3300_0, v0x55a6ce3d33d0_0, v0x55a6ce3d3230_0, v0x55a6ce3d3190_0 {0 0 0};
    %end;
S_0x55a6ce379750 .scope task, "endsimulation" "endsimulation" 2 91, 2 91 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.endsimulation ;
    %delay 4000000000, 0;
    %vpi_call 2 94 "$display", "-------------- THE SIMUALTION END ------------" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
S_0x55a6ce379930 .scope task, "main" "main" 2 41, 2 41 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.main ;
    %fork t_1, S_0x55a6ce379930;
    %fork t_2, S_0x55a6ce379930;
    %fork t_3, S_0x55a6ce379930;
    %fork t_4, S_0x55a6ce379930;
    %fork t_5, S_0x55a6ce379930;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_tb_traffic.clock_gen, S_0x55a6ce367020;
    %join;
    %end;
t_2 ;
    %fork TD_tb_traffic.reset_gen, S_0x55a6ce3ac180;
    %join;
    %end;
t_3 ;
    %fork TD_tb_traffic.operation_flow, S_0x55a6ce3abf50;
    %join;
    %end;
t_4 ;
    %fork TD_tb_traffic.debug_output, S_0x55a6ce3683a0;
    %join;
    %end;
t_5 ;
    %fork TD_tb_traffic.endsimulation, S_0x55a6ce379750;
    %join;
    %end;
    .scope S_0x55a6ce379930;
t_0 ;
    %end;
S_0x55a6ce3abf50 .scope task, "operation_flow" "operation_flow" 2 65, 2 65 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.operation_flow ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d33d0_0, 0, 1;
    %delay 6000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d33d0_0, 0, 1;
    %delay 12000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d33d0_0, 0, 1;
    %delay 12000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d33d0_0, 0, 1;
    %end;
S_0x55a6ce3ac180 .scope task, "reset_gen" "reset_gen" 2 56, 2 56 0, S_0x55a6ce3674c0;
 .timescale -8 -12;
TD_tb_traffic.reset_gen ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d3300_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d3300_0, 0, 1;
    %end;
S_0x55a6ce39d370 .scope module, "tb" "traffic_light" 2 22, 3 3 0, S_0x55a6ce3674c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "light_highway";
    .port_info 1 /OUTPUT 3 "light_farm";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0x55a6ce38ef10 .param/l "HGRE_FRED" 0 3 4, C4<00>;
P_0x55a6ce38ef50 .param/l "HRED_FGRE" 0 3 6, C4<10>;
P_0x55a6ce38ef90 .param/l "HRED_FYEL" 0 3 7, C4<11>;
P_0x55a6ce38efd0 .param/l "HYEL_FRED" 0 3 5, C4<01>;
v0x55a6ce3a19c0_0 .net "C", 0 0, v0x55a6ce3d33d0_0;  1 drivers
v0x55a6ce39ed90_0 .var "RED_count_en", 0 0;
v0x55a6ce39b960_0 .var "YELLOW_count_en1", 0 0;
v0x55a6ce3d1e50_0 .var "YELLOW_count_en2", 0 0;
v0x55a6ce3d1f10_0 .net *"_ivl_0", 31 0, L_0x55a6ce3d3470;  1 drivers
L_0x7fcfeddb30f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a6ce3d2040_0 .net/2s *"_ivl_10", 1 0, L_0x7fcfeddb30f0;  1 drivers
v0x55a6ce3d2120_0 .net *"_ivl_12", 1 0, L_0x55a6ce3e37d0;  1 drivers
L_0x7fcfeddb3018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a6ce3d2200_0 .net *"_ivl_3", 3 0, L_0x7fcfeddb3018;  1 drivers
L_0x7fcfeddb3060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a6ce3d22e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fcfeddb3060;  1 drivers
v0x55a6ce3d23c0_0 .net *"_ivl_6", 0 0, L_0x55a6ce3e3630;  1 drivers
L_0x7fcfeddb30a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a6ce3d2480_0 .net/2s *"_ivl_8", 1 0, L_0x7fcfeddb30a8;  1 drivers
v0x55a6ce3d2560_0 .net "clk", 0 0, v0x55a6ce3d30d0_0;  1 drivers
v0x55a6ce3d2620_0 .net "clk_enable", 0 0, L_0x55a6ce3e3990;  1 drivers
v0x55a6ce3d26e0_0 .var "count", 27 0;
v0x55a6ce3d27c0_0 .var "count_delay", 27 0;
v0x55a6ce3d28a0_0 .var "delay10s", 0 0;
v0x55a6ce3d2960_0 .var "delay3s1", 0 0;
v0x55a6ce3d2b30_0 .var "delay3s2", 0 0;
v0x55a6ce3d2bf0_0 .var "light_farm", 2 0;
v0x55a6ce3d2cd0_0 .var "light_highway", 2 0;
v0x55a6ce3d2db0_0 .var "next_state", 1 0;
v0x55a6ce3d2e90_0 .net "rst_n", 0 0, v0x55a6ce3d3300_0;  1 drivers
v0x55a6ce3d2f50_0 .var "state", 1 0;
E_0x55a6ce3b3030 .event posedge, v0x55a6ce3d2560_0;
E_0x55a6ce3aeaf0/0 .event edge, v0x55a6ce3d2f50_0, v0x55a6ce3a19c0_0, v0x55a6ce3d2960_0, v0x55a6ce3d28a0_0;
E_0x55a6ce3aeaf0/1 .event edge, v0x55a6ce3d2b30_0;
E_0x55a6ce3aeaf0 .event/or E_0x55a6ce3aeaf0/0, E_0x55a6ce3aeaf0/1;
E_0x55a6ce3b0ad0/0 .event negedge, v0x55a6ce3d2e90_0;
E_0x55a6ce3b0ad0/1 .event posedge, v0x55a6ce3d2560_0;
E_0x55a6ce3b0ad0 .event/or E_0x55a6ce3b0ad0/0, E_0x55a6ce3b0ad0/1;
L_0x55a6ce3d3470 .concat [ 28 4 0 0], v0x55a6ce3d26e0_0, L_0x7fcfeddb3018;
L_0x55a6ce3e3630 .cmp/eq 32, L_0x55a6ce3d3470, L_0x7fcfeddb3060;
L_0x55a6ce3e37d0 .functor MUXZ 2, L_0x7fcfeddb30f0, L_0x7fcfeddb30a8, L_0x55a6ce3e3630, C4<>;
L_0x55a6ce3e3990 .part L_0x55a6ce3e37d0, 0, 1;
    .scope S_0x55a6ce39d370;
T_6 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x55a6ce3d26e0_0, 0, 28;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x55a6ce3d27c0_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d28a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d1e50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55a6ce39d370;
T_7 ;
    %wait E_0x55a6ce3b0ad0;
    %load/vec4 v0x55a6ce3d2e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a6ce3d2f50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a6ce3d2db0_0;
    %assign/vec4 v0x55a6ce3d2f50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a6ce39d370;
T_8 ;
    %wait E_0x55a6ce3aeaf0;
    %load/vec4 v0x55a6ce3d2f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d1e50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a6ce3d2cd0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a6ce3d2bf0_0, 0, 3;
    %load/vec4 v0x55a6ce3a19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a6ce3d2cd0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a6ce3d2bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce39b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d1e50_0, 0, 1;
    %load/vec4 v0x55a6ce3d2960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
T_8.9 ;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a6ce3d2cd0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a6ce3d2bf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce39ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d1e50_0, 0, 1;
    %load/vec4 v0x55a6ce3d28a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
T_8.11 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a6ce3d2cd0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a6ce3d2bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce39b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d1e50_0, 0, 1;
    %load/vec4 v0x55a6ce3d2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a6ce3d2db0_0, 0, 2;
T_8.13 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a6ce39d370;
T_9 ;
    %wait E_0x55a6ce3b3030;
    %load/vec4 v0x55a6ce3d2620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55a6ce39ed90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a6ce39b960_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55a6ce3d1e50_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a6ce3d27c0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x55a6ce3d27c0_0, 0;
T_9.2 ;
    %load/vec4 v0x55a6ce3d27c0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a6ce39ed90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d28a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2b30_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x55a6ce3d27c0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a6ce3d27c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a6ce39b960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d28a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2b30_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x55a6ce3d27c0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55a6ce3d27c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a6ce3d1e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d28a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a6ce3d2b30_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x55a6ce3d27c0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d28a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d2b30_0, 0, 1;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a6ce39d370;
T_10 ;
    %wait E_0x55a6ce3b3030;
    %load/vec4 v0x55a6ce3d26e0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x55a6ce3d26e0_0, 0;
    %load/vec4 v0x55a6ce3d26e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x55a6ce3d26e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a6ce3674c0;
T_11 ;
    %vpi_call 2 27 "$dumpfile", "output1.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a6ce3674c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d30d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d3300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a6ce3d33d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55a6ce3674c0;
T_12 ;
    %fork TD_tb_traffic.main, S_0x55a6ce379930;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iiitb_traffic_light_controller_tb.v";
    "iiitb_traffic_light_controller.v";
