#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 24 16:14:45 2025
# Process ID: 13488
# Current directory: C:/Users/enine/Desktop/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29832 C:\Users\enine\Desktop\DMA\DMA.xpr
# Log file: C:/Users/enine/Desktop/DMA/vivado.log
# Journal file: C:/Users/enine/Desktop/DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/enine/Desktop/DMA/DMA.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property location {2 680 470} [get_bd_cells floating_point_0]
set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC USER CONFIG.C_A_Exponent_Width.VALUE_SRC USER CONFIG.C_A_Fraction_Width.VALUE_SRC USER] [get_bd_cells floating_point_0]
set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.A_Precision_Type {Custom} CONFIG.C_A_Exponent_Width {28} CONFIG.C_A_Fraction_Width {4} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
set_property -dict [list CONFIG.Result_Precision_Type {Single} CONFIG.Has_A_TLAST {true} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Latency {7} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells floating_point_0]
set_property location {1 608 326} [get_bd_cells floating_point_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 264 277} [get_bd_cells axi_dma_0]
set_property location {3 1114 570} [get_bd_cells axi_dma_0]
set_property location {2 1123 532} [get_bd_cells axi_dma_0]
set_property location {1 586 501} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
set_property location {2 507 745} [get_bd_cells axi_dma_0]
set_property location {3 1021 655} [get_bd_cells axi_dma_0]
set_property location {2 480 633} [get_bd_cells floating_point_0]
connect_bd_intf_net [get_bd_intf_pins floating_point_0/M_AXIS_RESULT] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins floating_point_0/S_AXIS_A] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins floating_point_0/aclk]
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S01_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S02_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/S01_ACLK]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/S02_ACLK]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {4 1378 601} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.PRIM_type_to_Implement {BRAM} CONFIG.Assume_Synchronous_Clk {false} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells blk_mem_gen_0]
set_property location {5 1640 613} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {4 1375 579} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1368 585} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1351 592} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1363 614} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells microblaze_0_axi_periph]
endgroup
save_bd_design
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
save_bd_design
assign_bd_address
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_axi_bram_ctrl_0_Mem0}]
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property location {2 335 625} [get_bd_cells axi_intc_0]
set_property location {2 587 69} [get_bd_cells axi_intc_0]
set_property location {2 665 173} [get_bd_cells axi_intc_0]
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
undo
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
undo
save_bd_design
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
undo
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
startgroup
set_property -dict [list CONFIG.C_KIND_OF_INTR.VALUE_SRC PROPAGATED] [get_bd_cells axi_intc_0]
set_property -dict [list CONFIG.C_HAS_SIE {1} CONFIG.C_HAS_ILR {0} CONFIG.C_IRQ_IS_LEVEL {0} CONFIG.C_HAS_FAST {0} CONFIG.C_EN_CASCADE_MODE {0} CONFIG.C_MB_CLK_NOT_CONNECTED {1} CONFIG.C_DISABLE_SYNCHRONIZERS {1}] [get_bd_cells axi_intc_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IRQ_CONNECTION {0}] [get_bd_cells axi_intc_0]
endgroup
save_bd_design
startgroup
endgroup
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins axi_intc_0/intr]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M03_ACLK]
save_bd_design
assign_bd_address
save_bd_design
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 32 {design_1_microblaze_0_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_intc_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins axi_intc_0/intr]
save_bd_design
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 32 design_1_axi_intc_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
endgroup
delete_bd_objs [get_bd_cells axi_uartlite_1]
startgroup
set_property -dict [list CONFIG.C_IRQ_IS_LEVEL {1}] [get_bd_cells axi_intc_0]
endgroup
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 32 {design_1_microblaze_0_0_synth_1 design_1_axi_intc_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.C_IRQ_IS_LEVEL {0}] [get_bd_cells axi_intc_0]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_intc_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins axi_intc_0/intr]
save_bd_design
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4.5 1570 738} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
save_bd_design
make_wrapper -files [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 32 design_1_axi_intc_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/enine/Desktop/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Users/enine/Desktop/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Users/enine/Desktop/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
set_property location {2 350 173} [get_bd_cells vio_0]
save_bd_design
delete_bd_objs [get_bd_cells vio_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
delete_bd_objs [get_bd_cells vio_0]
save_bd_design
