// Seed: 579917546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  output wire id_44;
  output wire id_43;
  inout wire id_42;
  output wire id_41;
  input wire id_40;
  input wire id_39;
  output wire id_38;
  inout wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_45;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_6  = 32'd53
) (
    output uwire id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    output wor id_4,
    output tri id_5,
    input uwire _id_6,
    input tri0 id_7,
    input wor id_8,
    output wire id_9,
    input uwire _id_10,
    input tri0 id_11,
    input supply1 id_12,
    output logic id_13,
    output wor id_14,
    input wand id_15,
    input wire id_16,
    output uwire id_17
);
  logic id_19;
  wire  id_20;
  always_latch @(1) id_13 = 1;
  wire [1 'd0 : -1] id_21;
  logic [id_10 : id_6] id_22, id_23;
  generate
    genvar id_24;
  endgenerate
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_19,
      id_20,
      id_23,
      id_24,
      id_19,
      id_20,
      id_19,
      id_20,
      id_23,
      id_23,
      id_24,
      id_23,
      id_23,
      id_21,
      id_23,
      id_24,
      id_24,
      id_20,
      id_19,
      id_24,
      id_21,
      id_22,
      id_19,
      id_22,
      id_24,
      id_19,
      id_21,
      id_21,
      id_23,
      id_20,
      id_20,
      id_24,
      id_19,
      id_23,
      id_23,
      id_22,
      id_22,
      id_20,
      id_23,
      id_23
  );
endmodule
