/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/rxaui_v4_4_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap rxaui_v4_4_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/rxaui_v4_4_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work rxaui_v4_4_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/rxaui_v4_4_4/.cxl.vhdl.rxaui_v4_4_4.rxaui_v4_4_4.lin64.cmf
