

================================================================
== Vivado HLS Report for 'racine_do_racine'
================================================================
* Date:           Wed Jan 17 14:58:08 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.07|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   26|   26|        26|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %racine_x), !map !1933"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1937"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1941"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !1945"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !1949"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str147, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2148, i32 0, i32 0, i1* %clk) nounwind" [src/modules/racine.cpp:4]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str147, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [src/modules/racine.cpp:5]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [src/modules/racine.cpp:6]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [src/modules/racine.cpp:7]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str147, i32 2, [10 x i8]* @p_str6) nounwind" [src/modules/racine.cpp:8]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str7)" [src/modules/racine.cpp:8]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str5) nounwind" [src/modules/racine.cpp:8]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/racine.cpp:8]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/racine.cpp:14]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str7, i32 %tmp)" [src/modules/racine.cpp:14]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br label %"operator<<.exit.i"" [src/modules/racine.cpp:14]

 <State 2> : 3.91ns
ST_2 : Operation 44 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/racine.cpp:6]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

 <State 3> : 7.57ns
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %val to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:318->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:319->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:282->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_1_cast2 = zext i25 %tmp_1 to i79" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:282->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i8 %loc_V to i9" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 52 [1/1] (2.11ns)   --->   "%sh_assign = add i9 -127, %tmp_2_cast1" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 54 [1/1] (2.11ns)   --->   "%tmp_3 = sub i8 127, %loc_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i8 %tmp_3 to i9" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 56 [1/1] (1.37ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_3_cast, i9 %sh_assign" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_4 = zext i32 %sh_assign_1_cast to i79" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%r_V = lshr i25 %tmp_1, %sh_assign_1_cast_cas" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%r_V_1 = shl i79 %tmp_1_cast2, %tmp_4" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_s = zext i1 %tmp_15 to i31" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i79.i32.i32(i79 %r_V_1, i32 24, i32 54)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_3 : Operation 65 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %isNeg, i31 %tmp_s, i31 %tmp_2" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 4> : 8.07ns
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%result_V = zext i31 %p_Val2_2 to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:316->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_4 : Operation 67 [1/1] (2.66ns)   --->   "%result_V_1 = sub nsw i32 0, %result_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.37ns)   --->   "%result_V_3 = select i1 %p_Result_s, i32 %result_V_1, i32 %result_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %result_V_3 to i31" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_4 : Operation 70 [1/1] (2.66ns)   --->   "%neg_cast = sub i31 0, %tmp_16" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.43ns)   --->   "%abscond = icmp sgt i32 %result_V_3, 0" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.37ns)   --->   "%abs = select i1 %abscond, i31 %tmp_16, i31 %neg_cast" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 6.18ns
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%abs_cast = zext i31 %abs to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6]
ST_5 : Operation 74 [6/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.18ns
ST_6 : Operation 75 [5/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.18ns
ST_7 : Operation 76 [4/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.18ns
ST_8 : Operation 77 [3/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.18ns
ST_9 : Operation 78 [2/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 6.18ns
ST_10 : Operation 79 [1/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %abs_cast to float" [src/modules/racine.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 8.01ns
ST_11 : Operation 80 [12/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 12> : 8.01ns
ST_12 : Operation 81 [11/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 8.01ns
ST_13 : Operation 82 [10/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 14> : 8.01ns
ST_14 : Operation 83 [9/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 15> : 8.01ns
ST_15 : Operation 84 [8/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 16> : 8.01ns
ST_16 : Operation 85 [7/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 17> : 8.01ns
ST_17 : Operation 86 [6/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 18> : 8.01ns
ST_18 : Operation 87 [5/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 19> : 8.01ns
ST_19 : Operation 88 [4/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 20> : 8.01ns
ST_20 : Operation 89 [3/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 21> : 8.01ns
ST_21 : Operation 90 [2/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 22> : 8.01ns
ST_22 : Operation 91 [1/12] (8.00ns)   --->   "%tmp_7 = call float @llvm.sqrt.f32(float %tmp_6)" [src/modules/racine.cpp:7]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.00> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 23> : 5.78ns
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %racine_x, float %tmp_7)" [src/modules/racine.cpp:7]
ST_23 : Operation 93 [4/4] (5.78ns)   --->   "%tmp_8 = fmul float %tmp_7, 8.700000e+01" [src/modules/racine.cpp:8]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.78ns
ST_24 : Operation 94 [3/4] (5.78ns)   --->   "%tmp_8 = fmul float %tmp_7, 8.700000e+01" [src/modules/racine.cpp:8]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.78ns
ST_25 : Operation 95 [2/4] (5.78ns)   --->   "%tmp_8 = fmul float %tmp_7, 8.700000e+01" [src/modules/racine.cpp:8]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 5.78ns
ST_26 : Operation 96 [1/4] (5.78ns)   --->   "%tmp_8 = fmul float %tmp_7, 8.700000e+01" [src/modules/racine.cpp:8]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 3.91ns
ST_27 : Operation 97 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s, float %tmp_8)" [src/modules/racine.cpp:8]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 98 [1/1] (0.00ns)   --->   "br label %"operator<<.exit.i"" [src/modules/racine.cpp:9]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.91ns
The critical path consists of the following:
	fifo read on port 'e' (src/modules/racine.cpp:6) [23]  (3.91 ns)

 <State 3>: 7.57ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [31]  (2.12 ns)
	'select' operation ('sh', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [35]  (1.37 ns)
	'lshr' operation ('r.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [39]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [44]  (4.09 ns)

 <State 4>: 8.07ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [46]  (2.67 ns)
	'select' operation ('result.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [47]  (1.37 ns)
	'sub' operation ('neg_cast', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [49]  (2.67 ns)
	'select' operation ('abs', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/racine.cpp:6) [51]  (1.37 ns)

 <State 5>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 6>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 7>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 8>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 9>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 10>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', src/modules/racine.cpp:6) [53]  (6.18 ns)

 <State 11>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 12>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 13>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 14>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 15>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 16>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 17>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 18>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 19>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 20>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 21>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 22>: 8.01ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_7', src/modules/racine.cpp:7) [54]  (8.01 ns)

 <State 23>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/racine.cpp:8) [56]  (5.78 ns)

 <State 24>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/racine.cpp:8) [56]  (5.78 ns)

 <State 25>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/racine.cpp:8) [56]  (5.78 ns)

 <State 26>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/racine.cpp:8) [56]  (5.78 ns)

 <State 27>: 3.91ns
The critical path consists of the following:
	fifo write on port 's' (src/modules/racine.cpp:8) [57]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
