Analysis & Synthesis report for fftpga
Fri Jul 16 15:18:36 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl|rd_state
 12. State Machine - |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl|wr_state
 13. State Machine - |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state
 14. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur
 15. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur
 16. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd
 17. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state
 18. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state
 19. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state
 20. State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component
 28. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated
 29. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p
 30. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p
 31. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram
 32. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
 33. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
 34. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
 35. Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15
 36. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay
 37. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 38. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 39. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 40. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 41. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 42. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 43. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 44. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 45. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 46. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 47. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 48. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 49. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 50. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 51. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 52. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 53. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 54. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 55. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 56. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 57. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 58. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 59. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 60. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 61. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 62. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 63. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 64. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 65. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 66. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 67. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 68. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 69. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 70. Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 71. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component
 72. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated
 73. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p
 74. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p
 75. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|altsyncram_oj31:fifo_ram
 76. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_3dc:rdaclr
 77. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_brp
 78. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_bwp
 79. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 80. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe8
 81. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 82. Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe11
 83. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 84. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl
 85. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config
 86. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg
 87. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri
 88. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive
 89. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send
 90. Parameter Settings for User Entity Instance: fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component
 92. Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl
 93. Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_driver:u_lcd_driver
 94. Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_display:u_lcd_display
 95. Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component
 96. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 97. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1
 98. Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult0
 99. altpll Parameter Settings by Entity Instance
100. dcfifo Parameter Settings by Entity Instance
101. lpm_mult Parameter Settings by Entity Instance
102. Port Connectivity Checks: "lcd_top:u_lcd_top|fifo:u_fifo"
103. Port Connectivity Checks: "lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
104. Port Connectivity Checks: "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst"
105. Port Connectivity Checks: "fft_top:u_fft_top|fft:u_fft"
106. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
107. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
108. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"
109. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl"
110. SignalTap II Logic Analyzer Settings
111. Elapsed Time Per Partition
112. Connections to In-System Debugging Instance "auto_signaltap_0"
113. Analysis & Synthesis Messages
114. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 16 15:18:36 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fftpga                                      ;
; Top-level Entity Name              ; firpga                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,156                                       ;
;     Total combinational functions  ; 4,900                                       ;
;     Dedicated logic registers      ; 5,665                                       ;
; Total registers                    ; 5665                                        ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 35,072                                      ;
; Embedded Multiplier 9-bit elements ; 28                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; firpga             ; fftpga             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------+-----------------+---------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                       ; File Name with Absolute Path                                                                     ; Library ;
+---------------------------------------------------------------------------+-----------------+---------------------------------+--------------------------------------------------------------------------------------------------+---------+
; ../rtl/firpga.v                                                           ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/firpga.v                                                             ;         ;
; ../rtl/fir_filter_mat.v                                                   ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/fir_filter_mat.v                                                     ;         ;
; ../rtl/lcd_driver.v                                                       ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/lcd_driver.v                                                         ;         ;
; ../rtl/clk_div.v                                                          ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/clk_div.v                                                            ;         ;
; ../rtl/audio/wm8978_ctrl.v                                                ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/wm8978_ctrl.v                                                  ;         ;
; ../rtl/audio/wm8978_config.v                                              ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/wm8978_config.v                                                ;         ;
; ../rtl/audio/i2c_reg_cfg.v                                                ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/i2c_reg_cfg.v                                                  ;         ;
; ../rtl/audio/i2c_dri.v                                                    ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/i2c_dri.v                                                      ;         ;
; ../rtl/audio/audio_send.v                                                 ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/audio_send.v                                                   ;         ;
; ../rtl/audio/audio_receive.v                                              ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/audio_receive.v                                                ;         ;
; ../rtl/fft_fifo_ctrl.v                                                    ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/fft_fifo_ctrl.v                                                      ;         ;
; ../rtl/data_modulus.v                                                     ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/data_modulus.v                                                       ;         ;
; ipcore/sqrt.v                                                             ; yes             ; User Wizard-Generated File      ; D:/fpga/fpga_prac/prac9/par/ipcore/sqrt.v                                                        ;         ;
; ipcore/fft.v                                                              ; yes             ; User Wizard-Generated File      ; D:/fpga/fpga_prac/prac9/par/ipcore/fft.v                                                         ;         ;
; ipcore/fft-library/fft_pack_fft_131.vhd                                   ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/fft_pack_fft_131.vhd                              ;         ;
; ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                         ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ;         ;
; ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                          ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd          ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd            ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ;         ;
; ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd      ; yes             ; Encrypted User VHDL File        ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ;         ;
; ipcore/audio_in_fifo.v                                                    ; yes             ; User Wizard-Generated File      ; D:/fpga/fpga_prac/prac9/par/ipcore/audio_in_fifo.v                                               ;         ;
; ../rtl/fft_top.v                                                          ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/fft_top.v                                                            ;         ;
; ipcore/pll_clk.v                                                          ; yes             ; User Wizard-Generated File      ; D:/fpga/fpga_prac/prac9/par/ipcore/pll_clk.v                                                     ;         ;
; ../rtl/audio/lcd_fifo_ctrl.v                                              ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/audio/lcd_fifo_ctrl.v                                                ;         ;
; ../rtl/lcd_display.v                                                      ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/lcd_display.v                                                        ;         ;
; ../rtl/lcd/lcd_top.v                                                      ; yes             ; User Verilog HDL File           ; D:/fpga/fpga_prac/prac9/rtl/lcd/lcd_top.v                                                        ;         ;
; ipcore/fifo.v                                                             ; yes             ; User Wizard-Generated File      ; D:/fpga/fpga_prac/prac9/par/ipcore/fifo.v                                                        ;         ;
; altpll.tdf                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal131.inc                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                            ;         ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/pll_clk_altpll.v                                                       ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/pll_clk_altpll.v                                                  ;         ;
; dcfifo.tdf                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; altdpram.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; a_graycounter.inc                                                         ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                                                         ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc                                                       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_8gj1.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dcfifo_8gj1.tdf                                                   ;         ;
; db/a_graycounter_r57.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/a_graycounter_r57.tdf                                             ;         ;
; db/a_graycounter_njc.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/a_graycounter_njc.tdf                                             ;         ;
; db/altsyncram_oj31.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_oj31.tdf                                               ;         ;
; db/alt_synch_pipe_gkd.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/alt_synch_pipe_gkd.tdf                                            ;         ;
; db/dffpipe_fd9.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_fd9.tdf                                                   ;         ;
; db/alt_synch_pipe_hkd.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/alt_synch_pipe_hkd.tdf                                            ;         ;
; db/dffpipe_gd9.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_gd9.tdf                                                   ;         ;
; db/cmpr_d66.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cmpr_d66.tdf                                                      ;         ;
; asj_fft_sglstream_fft_131.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd                     ;         ;
; scfifo.tdf                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                ;         ;
; a_regfifo.inc                                                             ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                             ;         ;
; a_dpfifo.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                              ;         ;
; a_i2fifo.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                              ;         ;
; a_fffifo.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                              ;         ;
; a_f2fifo.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                              ;         ;
; db/scfifo_udh1.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/scfifo_udh1.tdf                                                   ;         ;
; db/a_dpfifo_no81.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/a_dpfifo_no81.tdf                                                 ;         ;
; db/altsyncram_ssf1.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_ssf1.tdf                                               ;         ;
; db/cmpr_gs8.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cmpr_gs8.tdf                                                      ;         ;
; db/cntr_tnb.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_tnb.tdf                                                      ;         ;
; db/cntr_ao7.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_ao7.tdf                                                      ;         ;
; db/cntr_unb.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_unb.tdf                                                      ;         ;
; asj_fft_m_k_counter_fft_131.vhd                                           ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd                   ;         ;
; asj_fft_tdl_bit_rst_fft_131.vhd                                           ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd                   ;         ;
; asj_fft_wrengen_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_wrengen_fft_131.vhd                       ;         ;
; asj_fft_in_write_sgl_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd                  ;         ;
; asj_fft_cnt_ctrl_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_cnt_ctrl_fft_131.vhd                      ;         ;
; asj_fft_4dp_ram_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd                       ;         ;
; asj_fft_data_ram_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd                      ;         ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; db/altsyncram_aku3.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_aku3.tdf                                               ;         ;
; asj_fft_dataadgen_fft_131.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd                     ;         ;
; asj_fft_cxb_addr_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd                      ;         ;
; asj_fft_wrswgen_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd                       ;         ;
; asj_fft_cxb_data_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd                      ;         ;
; asj_fft_cxb_data_r_fft_131.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd                    ;         ;
; asj_fft_dft_bfp_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd                       ;         ;
; asj_fft_pround_fft_131.vhd                                                ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd                        ;         ;
; lpm_add_sub.tdf                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;         ;
; addcore.inc                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/addcore.inc                               ;         ;
; look_add.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/look_add.inc                              ;         ;
; bypassff.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; altshift.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; alt_stratix_add_sub.inc                                                   ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;         ;
; db/add_sub_onj.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_onj.tdf                                                   ;         ;
; asj_fft_tdl_bit_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd                       ;         ;
; asj_fft_bfp_o_fft_131.vhd                                                 ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd                         ;         ;
; asj_fft_bfp_i_fft_131.vhd                                                 ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd                         ;         ;
; asj_fft_cmult_std_fft_131.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd                     ;         ;
; asj_fft_mult_add_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd                      ;         ;
; altmult_add.tdf                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altmult_add.tdf                           ;         ;
; stratix_mac_mult.inc                                                      ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                      ;         ;
; stratix_mac_out.inc                                                       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_out.inc                       ;         ;
; db/mult_add_khq2.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/mult_add_khq2.tdf                                                 ;         ;
; db/ded_mult_8591.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/ded_mult_8591.tdf                                                 ;         ;
; db/dffpipe_a3c.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_a3c.tdf                                                   ;         ;
; db/mult_add_jgq2.tdf                                                      ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/mult_add_jgq2.tdf                                                 ;         ;
; db/add_sub_lnj.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_lnj.tdf                                                   ;         ;
; asj_fft_tdl_fft_131.vhd                                                   ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_tdl_fft_131.vhd                           ;         ;
; asj_fft_bfp_ctrl_fft_131.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd                      ;         ;
; asj_fft_twadgen_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_twadgen_fft_131.vhd                       ;         ;
; asj_fft_3dp_rom_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd                       ;         ;
; twid_rom_fft_131.vhd                                                      ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/twid_rom_fft_131.vhd                              ;         ;
; db/altsyncram_4191.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_4191.tdf                                               ;         ;
; db/altsyncram_5191.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_5191.tdf                                               ;         ;
; db/altsyncram_6191.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_6191.tdf                                               ;         ;
; db/altsyncram_v091.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_v091.tdf                                               ;         ;
; db/altsyncram_0191.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_0191.tdf                                               ;         ;
; db/altsyncram_1191.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_1191.tdf                                               ;         ;
; asj_fft_lpprdadr2gen_fft_131.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd                  ;         ;
; asj_fft_tdl_rst_fft_131.vhd                                               ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd                       ;         ;
; asj_fft_lpp_serial_r2_fft_131.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File  ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd                 ;         ;
; db/add_sub_14k.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_14k.tdf                                                   ;         ;
; altsqrt.tdf                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                               ;         ;
; db/add_sub_vqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_vqc.tdf                                                   ;         ;
; db/add_sub_uqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_uqc.tdf                                                   ;         ;
; db/add_sub_tqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_tqc.tdf                                                   ;         ;
; db/add_sub_sqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_sqc.tdf                                                   ;         ;
; db/add_sub_rqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_rqc.tdf                                                   ;         ;
; db/add_sub_qqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_qqc.tdf                                                   ;         ;
; db/add_sub_pqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_pqc.tdf                                                   ;         ;
; db/add_sub_oqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_oqc.tdf                                                   ;         ;
; db/add_sub_nqc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_nqc.tdf                                                   ;         ;
; db/add_sub_fpc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_fpc.tdf                                                   ;         ;
; db/add_sub_epc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_epc.tdf                                                   ;         ;
; db/add_sub_dpc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_dpc.tdf                                                   ;         ;
; db/add_sub_cpc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_cpc.tdf                                                   ;         ;
; db/add_sub_bpc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_bpc.tdf                                                   ;         ;
; db/add_sub_apc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_apc.tdf                                                   ;         ;
; db/add_sub_8pc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_8pc.tdf                                                   ;         ;
; dffpipe.tdf                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                               ;         ;
; db/dcfifo_4sk1.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dcfifo_4sk1.tdf                                                   ;         ;
; db/a_gray2bin_sgb.tdf                                                     ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/a_gray2bin_sgb.tdf                                                ;         ;
; db/dffpipe_3dc.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_3dc.tdf                                                   ;         ;
; db/dffpipe_ed9.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_ed9.tdf                                                   ;         ;
; db/alt_synch_pipe_ikd.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/alt_synch_pipe_ikd.tdf                                            ;         ;
; db/dffpipe_hd9.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_hd9.tdf                                                   ;         ;
; db/alt_synch_pipe_jkd.tdf                                                 ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/alt_synch_pipe_jkd.tdf                                            ;         ;
; db/dffpipe_id9.tdf                                                        ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/dffpipe_id9.tdf                                                   ;         ;
; pzdyqx.vhd                                                                ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd                                ;         ;
; sld_signaltap.vhd                                                         ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;         ;
; sld_signaltap_impl.vhd                                                    ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;         ;
; sld_ela_control.vhd                                                       ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;         ;
; lpm_shiftreg.tdf                                                          ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;         ;
; lpm_constant.inc                                                          ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; dffeea.inc                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                ;         ;
; sld_mbpmg.vhd                                                             ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;         ;
; sld_ela_trigger_flow_mgr.vhd                                              ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;         ;
; sld_buffer_manager.vhd                                                    ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;         ;
; db/altsyncram_h124.tdf                                                    ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/altsyncram_h124.tdf                                               ;         ;
; altdpram.tdf                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                              ;         ;
; memmodes.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                            ;         ;
; a_hdffe.inc                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                               ;         ;
; alt_le_rden_reg.inc                                                       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;         ;
; altsyncram.inc                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                            ;         ;
; lpm_mux.tdf                                                               ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;         ;
; muxlut.inc                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                ;         ;
; db/mux_ssc.tdf                                                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/mux_ssc.tdf                                                       ;         ;
; lpm_decode.tdf                                                            ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                            ;         ;
; declut.inc                                                                ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/declut.inc                                ;         ;
; db/decode_dvf.tdf                                                         ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/decode_dvf.tdf                                                    ;         ;
; lpm_counter.tdf                                                           ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                           ;         ;
; cmpconst.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                              ;         ;
; alt_counter_stratix.inc                                                   ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;         ;
; db/cntr_4ii.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_4ii.tdf                                                      ;         ;
; db/cmpr_tgc.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cmpr_tgc.tdf                                                      ;         ;
; db/cntr_i6j.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_i6j.tdf                                                      ;         ;
; db/cntr_egi.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_egi.tdf                                                      ;         ;
; db/cmpr_qgc.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cmpr_qgc.tdf                                                      ;         ;
; db/cntr_23j.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cntr_23j.tdf                                                      ;         ;
; db/cmpr_ngc.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/cmpr_ngc.tdf                                                      ;         ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;         ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                               ;         ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction          ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;         ;
; lpm_mult.tdf                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; multcore.inc                                                              ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; db/mult_7dt.tdf                                                           ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/mult_7dt.tdf                                                      ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/multcore.tdf       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                              ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/csa_add.inc        ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                               ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                              ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/muleabz.inc        ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                               ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                              ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc     ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                            ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                          ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                        ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                              ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_dkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_dkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_j9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_j9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_hkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_hkh.tdf                                                   ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altshift.tdf       ; yes             ; Megafunction                    ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                              ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_n9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_n9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_fkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_fkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_gkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_gkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_m9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_m9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_bkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_bkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_ckh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_ckh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_i9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_i9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_ikh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_ikh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_l9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_l9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_jkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_jkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_kkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_kkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_o9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_o9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_lkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_lkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_p9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_p9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_mkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_mkh.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_h9h.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_h9h.tdf                                                   ;         ;
; D:/fpga/fpga_prac/prac9/par/db/add_sub_nkh.tdf                            ; yes             ; Auto-Generated Megafunction     ; D:/fpga/fpga_prac/prac9/par/db/add_sub_nkh.tdf                                                   ;         ;
+---------------------------------------------------------------------------+-----------------+---------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 7,156         ;
;                                             ;               ;
; Total combinational functions               ; 4900          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1133          ;
;     -- 3 input functions                    ; 2226          ;
;     -- <=2 input functions                  ; 1541          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3632          ;
;     -- arithmetic mode                      ; 1268          ;
;                                             ;               ;
; Total registers                             ; 5665          ;
;     -- Dedicated logic registers            ; 5665          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 32            ;
; Total memory bits                           ; 35072         ;
; Embedded Multiplier 9-bit elements          ; 28            ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 5352          ;
; Total fan-out                               ; 43606         ;
; Average fan-out                             ; 3.82          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |firpga                                                                                                              ; 4900 (18)         ; 5665 (0)     ; 35072       ; 28           ; 0       ; 14        ; 32   ; 0            ; |firpga                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |fft_top:u_fft_top|                                                                                               ; 3459 (0)          ; 3514 (0)     ; 19200       ; 28           ; 0       ; 14        ; 0    ; 0            ; |firpga|fft_top:u_fft_top                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |audio_in_fifo:fifo_inst|                                                                                      ; 42 (0)            ; 69 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst                                                                                                                                                                                                                                                                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                   ; 42 (0)            ; 69 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                     ; work         ;
;             |dcfifo_8gj1:auto_generated|                                                                             ; 42 (5)            ; 69 (21)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated                                                                                                                                                                                                                                          ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                                                         ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                                              ; work         ;
;                |a_graycounter_r57:rdptr_g1p|                                                                         ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p                                                                                                                                                                                                              ; work         ;
;                |alt_synch_pipe_gkd:rs_dgwp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                         ; work         ;
;                |alt_synch_pipe_hkd:ws_dgrp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_gd9:dffpipe15|                                                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15                                                                                                                                                                                         ; work         ;
;                |altsyncram_oj31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram                                                                                                                                                                                                                 ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                                 ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                                  ; work         ;
;       |data_modulus:u_data_modulus|                                                                                  ; 361 (64)          ; 103 (70)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:Mult0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult0                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult1|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;          |sqrt:sqrt_inst|                                                                                            ; 297 (0)           ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst                                                                                                                                                                                                                                                                          ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                              ; 297 (122)         ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                ; work         ;
;                |dffpipe:a_delay|                                                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                                                                                                                ; work         ;
;                |dffpipe:b_dffe[7]|                                                                                   ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                                                                                                                                                              ; work         ;
;                |dffpipe:r_dffe[7]|                                                                                   ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                                                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[0]|                                                                          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_8pc:auto_generated|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                                         ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                                                                    ; work         ;
;                   |add_sub_qqc:auto_generated|                                                                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[11]|                                                                         ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                                                                                                                    ; work         ;
;                   |add_sub_rqc:auto_generated|                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[12]|                                                                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                                                                                                                                                    ; work         ;
;                   |add_sub_sqc:auto_generated|                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[13]|                                                                         ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                                                                                                                                                    ; work         ;
;                   |add_sub_tqc:auto_generated|                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[14]|                                                                         ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                                                                                                                                                    ; work         ;
;                   |add_sub_uqc:auto_generated|                                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_apc:auto_generated|                                                                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                                          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_bpc:auto_generated|                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                                          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_cpc:auto_generated|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_dpc:auto_generated|                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                                          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_epc:auto_generated|                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                                          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_fpc:auto_generated|                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                                          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_nqc:auto_generated|                                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                                          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_oqc:auto_generated|                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                                          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                     ; work         ;
;                   |add_sub_pqc:auto_generated|                                                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                                                                          ; work         ;
;       |fft:u_fft|                                                                                                    ; 3027 (32)         ; 3323 (0)     ; 18176       ; 24           ; 0       ; 12        ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft                                                                                                                                                                                                                                                                                                           ; work         ;
;          |asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|                                                  ; 2995 (574)        ; 3323 (469)   ; 18176       ; 24           ; 0       ; 12        ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst                                                                                                                                                                                                                                                  ; work         ;
;             |asj_fft_3dp_rom_fft_131:twrom|                                                                          ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom                                                                                                                                                                                                                    ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_1n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_v091:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated                                                                                                          ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_2n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_0191:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated                                                                                                          ; work         ;
;                |twid_rom_fft_131:\gen_M4K:cos_3n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_1191:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated                                                                                                          ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_1n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_4191:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated                                                                                                          ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_2n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_5191:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated                                                                                                          ; work         ;
;                |twid_rom_fft_131:\gen_M4K:sin_3n|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n                                                                                                                                                                                   ; work         ;
;                   |altsyncram:\gen_auto:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                         ; work         ;
;                      |altsyncram_6191:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated                                                                                                          ; work         ;
;             |asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C                                                                                                                                                                                                    ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;             |asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D                                                                                                                                                                                                    ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                 ; work         ;
;             |asj_fft_4dp_ram_fft_131:dat_A|                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A                                                                                                                                                                                                                    ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;             |asj_fft_4dp_ram_fft_131:dat_B|                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B                                                                                                                                                                                                                    ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;                |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                                                         ; work         ;
;                   |altsyncram:\gen_M4K:altsyncram_component|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                ; work         ;
;                      |altsyncram_aku3:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated                                                                                                 ; work         ;
;             |asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|                                                               ; 13 (4)            ; 12 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc                                                                                                                                                                                                         ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass|   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass                                                                                                       ; work         ;
;             |asj_fft_cnt_ctrl_fft_131:ccc|                                                                           ; 436 (436)         ; 436 (436)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc                                                                                                                                                                                                                     ; work         ;
;             |asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|                                         ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp                                                                                                                                                                                   ; work         ;
;             |asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|                                                        ; 12 (12)           ; 221 (221)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr                                                                                                                                                                                                  ; work         ;
;             |asj_fft_cxb_addr_fft_131:ram_cxb_rd|                                                                    ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd                                                                                                                                                                                                              ; work         ;
;             |asj_fft_cxb_data_fft_131:ram_cxb_wr_data|                                                               ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data                                                                                                                                                                                                         ; work         ;
;             |asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|                                                            ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data                                                                                                                                                                                                      ; work         ;
;             |asj_fft_dataadgen_fft_131:rd_adgen|                                                                     ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen                                                                                                                                                                                                               ; work         ;
;             |asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|                                                              ; 1272 (506)        ; 1365 (504)   ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft                                                                                                                                                                                                        ; work         ;
;                |asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|                                                           ; 258 (258)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale                                                                                                                                                              ; work         ;
;                |asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|                                                          ; 62 (54)           ; 29 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect                                                                                                                                                             ; work         ;
;                   |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk                                                                            ; work         ;
;                   |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass| ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass                                                            ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|                                                      ; 98 (0)            ; 192 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1                                                                                                                                                         ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                                      ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                                      ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|                                                      ; 98 (0)            ; 192 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2                                                                                                                                                         ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                                      ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                                      ; work         ;
;                |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|                                                      ; 98 (0)            ; 192 (48)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3                                                                                                                                                         ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_jgq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                                  ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                                         ; work         ;
;                      |altmult_add:ALTMULT_ADD_component|                                                             ; 24 (0)            ; 24 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                       ; work         ;
;                         |mult_add_khq2:auto_generated|                                                               ; 24 (24)           ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated                                          ; work         ;
;                            |ded_mult_8591:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1                  ; work         ;
;                            |ded_mult_8591:ded_mult2|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2                  ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                                    ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                                           ; work         ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                               ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                                                 ; 25 (25)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                                      ; work         ;
;                   |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                                      ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|                                          ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                             ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                             ; work         ;
;                      |add_sub_onj:auto_generated|                                                                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                  ; work         ;
;             |asj_fft_in_write_sgl_fft_131:writer|                                                                    ; 58 (58)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer                                                                                                                                                                                                              ; work         ;
;             |asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|                                            ; 128 (94)          ; 107 (75)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2                                                                                                                                                                                      ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                             ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                                              ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                              ; work         ;
;                      |add_sub_14k:auto_generated|                                                                    ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated                                                                   ; work         ;
;                |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                             ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                                              ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                  ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                              ; work         ;
;                      |add_sub_14k:auto_generated|                                                                    ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated                                                                   ; work         ;
;             |asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|                                       ; 29 (14)           ; 31 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr                                                                                                                                                                                 ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:delay_en|                                                                ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en                                                                                                                                            ; work         ;
;                |asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|                                                          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd                                                                                                                                      ; work         ;
;             |asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|                                                         ; 27 (27)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl                                                                                                                                                                                                   ; work         ;
;             |asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid|                                               ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid                                                                                                                                                                                         ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2|                                                 ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2                                                                                                                                                                                           ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done|                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done                                                                                                                                                                                            ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np                                                                                                                                                                                                        ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_lpp_en|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en                                                                                                                                                                                                         ; work         ;
;             |asj_fft_twadgen_fft_131:twid_factors|                                                                   ; 6 (6)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors                                                                                                                                                                                                             ; work         ;
;             |asj_fft_wrengen_fft_131:sel_we|                                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrengen_fft_131:sel_we                                                                                                                                                                                                                   ; work         ;
;             |asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|                                                    ; 8 (8)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches                                                                                                                                                                                              ; work         ;
;             |auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|                           ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1                                                                                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|                                        ; 78 (57)           ; 61 (45)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1                                                                                                                                                                                  ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                             ; 21 (0)            ; 16 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                          ; work         ;
;                   |scfifo_udh1:auto_generated|                                                                       ; 21 (2)            ; 16 (1)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated                                                                                                               ; work         ;
;                      |a_dpfifo_no81:dpfifo|                                                                          ; 19 (11)           ; 15 (7)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo                                                                                          ; work         ;
;                         |altsyncram_ssf1:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram                                                                  ; work         ;
;                         |cntr_ao7:usedw_counter|                                                                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter                                                                   ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb                                                                      ; work         ;
;                         |cntr_unb:wr_ptr|                                                                            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr                                                                          ; work         ;
;             |auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|                                    ; 20 (20)           ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1                                                                                                                                                                              ; work         ;
;       |fft_fifo_ctrl:u_fft_ctrl|                                                                                     ; 29 (29)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|fft_top:u_fft_top|fft_fifo_ctrl:u_fft_ctrl                                                                                                                                                                                                                                                                                            ; work         ;
;    |lcd_top:u_lcd_top|                                                                                               ; 240 (0)           ; 136 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |clk_div:u_clk_div|                                                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|clk_div:u_clk_div                                                                                                                                                                                                                                                                                                   ; work         ;
;       |fifo:u_fifo|                                                                                                  ; 42 (0)            ; 71 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo                                                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                   ; 42 (0)            ; 71 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                 ; work         ;
;             |dcfifo_4sk1:auto_generated|                                                                             ; 42 (6)            ; 71 (21)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                                                         ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                                                          ; work         ;
;                |a_graycounter_r57:rdptr_g1p|                                                                         ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p                                                                                                                                                                                                                          ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_hd9:dffpipe8|                                                                             ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe8                                                                                                                                                                                                      ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                                          ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_id9:dffpipe11|                                                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe11                                                                                                                                                                                                     ; work         ;
;                |altsyncram_oj31:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|altsyncram_oj31:fifo_ram                                                                                                                                                                                                                             ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                                             ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                                              ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                   ; work         ;
;       |lcd_display:u_lcd_display|                                                                                    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|lcd_display:u_lcd_display                                                                                                                                                                                                                                                                                           ; work         ;
;       |lcd_driver:u_lcd_driver|                                                                                      ; 83 (83)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                                                             ; work         ;
;       |lcd_fifo_ctrl:u_fifo_ctrl|                                                                                    ; 66 (66)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl                                                                                                                                                                                                                                                                                           ; work         ;
;    |overdrive:u_overdrive|                                                                                           ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|overdrive:u_overdrive                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |pll_clk:u_pll_clk|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |pzdyqx:nabboc|                                                                                                   ; 122 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                 ; 122 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                            ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                             ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                              ; work         ;
;             |LQYT7093:MBPH5020|                                                                                      ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                            ; work         ;
;          |KIFI3548:TPOO7242|                                                                                         ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                         ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                         ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                ; 184 (1)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                 ; 183 (143)         ; 122 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                   ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                  ; 672 (1)           ; 1670 (233)   ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                        ; 671 (0)           ; 1437 (0)     ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                    ; 671 (88)          ; 1437 (538)   ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                         ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                                         ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_ssc:auto_generated|                                                                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                        ; 0 (0)             ; 0 (0)        ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_h124:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                         ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                           ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                             ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                            ; 277 (3)           ; 599 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|              ; 232 (0)           ; 580 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                       ; 0 (0)             ; 348 (348)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                   ; 232 (0)           ; 232 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                       ; 40 (40)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                   ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                       ; 180 (9)           ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                           ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_4ii:auto_generated|                                                                          ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                    ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_i6j:auto_generated|                                                                          ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                          ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                                          ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                             ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                     ; 116 (116)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                  ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|                                                                                       ; 190 (0)           ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl                                                                                                                                                                                                                                                                                                             ; work         ;
;       |audio_receive:u_audio_receive|                                                                                ; 43 (43)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                                                                                                                                                                                                                                                                               ; work         ;
;       |audio_send:u_audio_send|                                                                                      ; 21 (21)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                                                                                                                                                                                                                                                                     ; work         ;
;       |wm8978_config:u_wm8978_config|                                                                                ; 126 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                                                                                                                                                                                                                                                                               ; work         ;
;          |i2c_dri:u_i2c_dri|                                                                                         ; 82 (82)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                             ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|                                                                                 ; 44 (44)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg                                                                                                                                                                                                                                                     ; work         ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_1n128cos.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_2n128cos.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_3n128cos.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_1n128sin.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_2n128sin.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 32           ; 8            ; --           ; --           ; 256   ; fft_3n128sin.hex ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 34           ; 8            ; 34           ; 272   ; None             ;
; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|altsyncram_oj31:fifo_ram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 128          ; 116          ; 128          ; 116          ; 14848 ; None             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type  ; Entity Instance                                                                              ; IP Include File                                                              ;
+--------+--------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A           ; |firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst                                            ; D:/fpga/fpga_prac/prac9/par/ipcore/audio_in_fifo.v                           ;
; Altera ; ALTSQRT      ; 13.1    ; N/A          ; N/A           ; |firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst                         ; D:/fpga/fpga_prac/prac9/par/ipcore/sqrt.v                                    ;
; Altera ; FFT          ; 13.1    ; N/A          ; N/A           ; |firpga|fft_top:u_fft_top|fft:u_fft                                                          ; D:/fpga/fpga_prac/prac9/par/ipcore/fft.v                                     ;
; Altera ; FFT          ; N/A     ; Oct 2013     ; OpenCore Plus ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst ; D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A           ; |firpga|lcd_top:u_lcd_top|fifo:u_fifo                                                        ; D:/fpga/fpga_prac/prac9/par/ipcore/fifo.v                                    ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A           ; |firpga|pll_clk:u_pll_clk                                                                    ; D:/fpga/fpga_prac/prac9/par/ipcore/pll_clk.v                                 ;
+--------+--------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl|rd_state ;
+-------------+-------------+-------------+------------------------------------+
; Name        ; rd_state.00 ; rd_state.10 ; rd_state.01                        ;
+-------------+-------------+-------------+------------------------------------+
; rd_state.00 ; 0           ; 0           ; 0                                  ;
; rd_state.01 ; 1           ; 0           ; 1                                  ;
; rd_state.10 ; 1           ; 1           ; 0                                  ;
+-------------+-------------+-------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl|wr_state ;
+-------------+-------------+-------------+------------------------------------+
; Name        ; wr_state.00 ; wr_state.10 ; wr_state.01                        ;
+-------------+-------------+-------------+------------------------------------+
; wr_state.00 ; 0           ; 0           ; 0                                  ;
; wr_state.01 ; 1           ; 0           ; 1                                  ;
; wr_state.10 ; 1           ; 1           ; 0                                  ;
+-------------+-------------+-------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state                                                                                        ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur                                    ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LAST_LPP_C ; fft_s2_cur.LPP_C_OUTPUT ; fft_s2_cur.FIRST_LPP_C ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                     ; 0                       ; 0                      ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                     ; 0                       ; 0                      ; 1                             ; 1               ;
; fft_s2_cur.FIRST_LPP_C        ; 0                     ; 0                       ; 1                      ; 0                             ; 1               ;
; fft_s2_cur.LPP_C_OUTPUT       ; 0                     ; 1                       ; 0                      ; 0                             ; 1               ;
; fft_s2_cur.LAST_LPP_C         ; 1                     ; 0                       ; 0                      ; 0                             ; 1               ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur                         ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.LAST_INPUT ; fft_s1_cur.CHECK_DAV ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                     ; 0                    ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                     ; 0                    ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                     ; 0                    ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.CHECK_DAV      ; 0                     ; 1                    ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.LAST_INPUT     ; 1                     ; 0                    ; 0                      ; 0                         ; 1               ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd ;
+-------------------+---------------+------------+------------+--------------+-------------------+--------------------------------------------------------------------------------------------------------+
; Name              ; sdetd.DISABLE ; sdetd.SLBI ; sdetd.GBLK ; sdetd.ENABLE ; sdetd.BLOCK_READY ; sdetd.IDLE                                                                                             ;
+-------------------+---------------+------------+------------+--------------+-------------------+--------------------------------------------------------------------------------------------------------+
; sdetd.IDLE        ; 0             ; 0          ; 0          ; 0            ; 0                 ; 0                                                                                                      ;
; sdetd.BLOCK_READY ; 0             ; 0          ; 0          ; 0            ; 1                 ; 1                                                                                                      ;
; sdetd.ENABLE      ; 0             ; 0          ; 0          ; 1            ; 0                 ; 1                                                                                                      ;
; sdetd.GBLK        ; 0             ; 0          ; 1          ; 0            ; 0                 ; 1                                                                                                      ;
; sdetd.SLBI        ; 0             ; 1          ; 0          ; 0            ; 0                 ; 1                                                                                                      ;
; sdetd.DISABLE     ; 1             ; 0          ; 0          ; 0            ; 0                 ; 1                                                                                                      ;
+-------------------+---------------+------------+------------+--------------+-------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                                       ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                                  ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                                  ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                                  ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                                  ;
+-----------------------+--------------+-----------------------+-----------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                                     ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                                      ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                                      ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                                      ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                                      ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                            ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                                ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                                ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                                ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                        ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                        ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                        ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                        ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|wl[0,1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[0..15]            ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_sop_int                    ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_eop_int                    ; Lost fanout                                                                                                                                                                          ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|wr_flag                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7..15]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_stall_int_d             ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|source_stall_d                                                                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|oe                                                                                                 ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|val_out                                                                             ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_a[0]                      ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[0]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_a[1]                      ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[1]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_a[2]                      ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[2]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_a[3]                      ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[3]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_a[4]                      ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[4]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|mid_point                         ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|rd_addr_b[4]       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[0]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[1]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[1]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[2]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[3]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[3]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[4]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[4]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[4]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[4]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[4]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[4]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[0]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[2]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[1]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[1]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_a[3]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[3]                                     ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_lrc_d0                                                                                                                            ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][0]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][0]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[5,10,15]                                                                           ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                                                  ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[1,6,16]                                                                            ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[11]                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[2,7,17]                                                                            ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[3,8,18]                                                                            ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[13]                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[9]                                                                                 ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[19]                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[15][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[15][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[15][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[15][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[15][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[15][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[15][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[15][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[14][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[14][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[14][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[14][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[14][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[14][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[14][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[14][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[13][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[13][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[13][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[13][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[13][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[13][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[13][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[13][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[12][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[12][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[12][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[12][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[12][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[12][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[12][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[12][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[11][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[11][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[11][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[11][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[11][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[11][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[11][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[11][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[10][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[10][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[10][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[10][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[10][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[10][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[10][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[10][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[10][4]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[10][4]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[9][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[9][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[9][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[9][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[9][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[9][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[9][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[9][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[9][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[9][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[8][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[8][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[8][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[8][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[8][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[8][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[8][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[8][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[8][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[8][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[7][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[7][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[7][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[7][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[7][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[7][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[7][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[7][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[7][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[7][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[6][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[6][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[6][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[6][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[6][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[6][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[6][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[6][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[6][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[6][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[5][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[5][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[5][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[5][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[5][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[5][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[5][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[5][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[5][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[5][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[4][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[4][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[4][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[4][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[4][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[4][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[4][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[4][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[4][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[4][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[3][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[3][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[3][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[3][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[3][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[3][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[3][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[3][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[3][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[3][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[2][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[2][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[2][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[2][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[2][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[2][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[2][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[2][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[2][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[2][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[5]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[15]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[7]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[17]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[4,9,19]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[14]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[5]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[15]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[7]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[17]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[4,9,19]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[14]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[5]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[15]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[7]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[17]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[4,9,19]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[14]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[5]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[15]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[7]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[17]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[4,9,19]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[14]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[1][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[1][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[1][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[1][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[1][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[1][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[1][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[1][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[1][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[1][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][0]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][0]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][2]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][2]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][4]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][4]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][4]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[0][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[0][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[0][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[0][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[0][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[0][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[0][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[0][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[0][4]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[0][4]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][4]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][4]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][4]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][4]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[3][4]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][4]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[11][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[11][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][0]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][0]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][2]                                               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][2]                                ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[4]                                                                                 ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[12][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[12][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[10]                                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[10]                                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[0][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[0][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[12]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[12]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[0][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[0][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[13][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[13][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[1][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[1][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[1][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[1][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[14][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[14][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[2][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[2][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[2][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[2][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_2_arr[15][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_0_arr[15][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[3][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[3][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[3][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[3][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[2][2]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[4][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[4][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[4][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[4][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[5][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[5][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[5][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[5][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[6][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[6][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[6][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[6][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[7][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[7][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[7][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[7][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[8][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[8][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[8][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[8][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[9][0]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[9][0]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[9][2]                                     ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[9][2]                      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[10][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[10][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[10][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[10][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[11][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[11][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[11][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[11][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[12][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[12][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[12][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[12][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[13][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[13][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[13][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[13][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[14][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[14][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[14][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[14][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[15][0]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[15][0]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_3_arr[15][2]                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|sw_1_arr[15][2]                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[3][0]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][0]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[3][2]                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[1][2]                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[10]                                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[10]                                                   ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[0]                                     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[12]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[2]                                                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[12]                                    ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held_o                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held_o2                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_stream                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int1[0..6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int1[6..37]               ; Stuck at GND due to stuck port clock_enable                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int1                ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|first_data                     ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]     ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|source_stall_d                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|dav_int                                                                                            ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[0..6]                                                                                 ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|load_block                                                                                         ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.IDLE                                                                                    ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                          ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.WRITE_INPUT                                                                             ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.CHECK_DAV                                                                               ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.LAST_INPUT                                                                              ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready ; Lost fanout                                                                                                                                                                          ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                          ; Merged with wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                            ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.sop               ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                               ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[7]                                                                                       ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k[5,6]                                              ; Lost fanout                                                                                                                                                                          ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.IDLE    ; Merged with fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|master_sink_ena                                                                     ;
; Total Number of Removed Registers = 320                                                                                                                                                 ;                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|dav_int                                                                             ; Lost Fanouts              ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[0],           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[1],           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[2],           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[3],           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.IDLE,           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT, ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.WRITE_INPUT,    ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.CHECK_DAV,      ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s1_cur.LAST_INPUT      ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn                                                                            ; Stuck at GND              ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held,             ;
;                                                                                                                                                                          ; due to stuck port data_in ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held_o,           ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_held_o2,          ;
;                                                                                                                                                                          ;                           ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_dirn_stream            ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15]                                                                           ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7]                             ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                 ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int1 ; Stuck at GND              ; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|source_stall_d             ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5665  ;
; Number of registers using Synchronous Clear  ; 630   ;
; Number of registers using Synchronous Load   ; 553   ;
; Number of registers using Asynchronous Clear ; 1247  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4144  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                                                                                                      ; 5       ;
; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                            ; 7       ;
; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                            ; 6       ;
; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                                                               ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                                                                                                  ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                                  ; 2       ;
; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                               ; 4       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg   ; 2       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg ; 2       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                           ; 3       ;
; fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg        ; 1       ;
; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                ; 7       ;
; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                                                   ; 4       ;
; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                ; 7       ;
; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]      ; 1       ;
; Total number of inverted registers = 27                                                                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[0]     ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_imag_out[10]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|offset_counter[3]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_ram_data_out_sw[1][28]                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_ram_data_out_sw[0][6]                                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_ram_data_out[3][26]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_i                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches|swd[0]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |firpga|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |firpga|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count_offset[0]                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|wren_b[0]                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|lut_out_tmp[2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[1]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|slb_last[0]                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[5]                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft_fifo_ctrl:u_fft_ctrl|fft_cnt[9]                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][3]  ;
; 3:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][6]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sample_count[4]                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl|wr_cnt[0]                                                                                                                                       ;
; 32:1               ; 15 bits   ; 315 LEs       ; 180 LEs              ; 135 LEs                ; Yes        ; |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][14] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|Mux59                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.IDLE                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |firpga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |firpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|altsyncram_oj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 6                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config ;
+----------------+----------------------------+--------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                   ;
+----------------+----------------------------+--------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                        ;
; WL             ; 010000                     ; Unsigned Binary                                        ;
; BIT_CTRL       ; 0                          ; Unsigned Binary                                        ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                        ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                        ;
+----------------+----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                                                      ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                     ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                                          ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                                          ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                                          ;
+----------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                      ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                               ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                        ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                               ;
; CBXI_PARAMETER          ; dcfifo_8gj1  ; Untyped                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                             ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                                                             ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                                                             ;
; PIPELINE       ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; TRANSFORM_LENGTH ; 128   ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_driver:u_lcd_driver ;
+----------------+-------------+---------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                    ;
+----------------+-------------+---------------------------------------------------------+
; H_SYNC         ; 00000101001 ; Unsigned Binary                                         ;
; H_BACK         ; 00000000010 ; Unsigned Binary                                         ;
; H_DISP         ; 00111100000 ; Unsigned Binary                                         ;
; H_FRONT        ; 00000000010 ; Unsigned Binary                                         ;
; H_TOTAL        ; 01000001101 ; Unsigned Binary                                         ;
; V_SYNC         ; 00000001010 ; Unsigned Binary                                         ;
; V_BACK         ; 00000000010 ; Unsigned Binary                                         ;
; V_DISP         ; 00100010000 ; Unsigned Binary                                         ;
; V_FRONT        ; 00000000010 ; Unsigned Binary                                         ;
; V_TOTAL        ; 00100011110 ; Unsigned Binary                                         ;
+----------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|lcd_display:u_lcd_display ;
+----------------+-------------+-----------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                      ;
+----------------+-------------+-----------------------------------------------------------+
; H_LCD_DISP     ; 00111100000 ; Unsigned Binary                                           ;
+----------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_4sk1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 116                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 116                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 57587                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 7778                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 369                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component             ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                       ;
+---------------------------------------+--------------------------------------------------------------+
; Name                                  ; Value                                                        ;
+---------------------------------------+--------------------------------------------------------------+
; Number of entity instances            ; 2                                                            ;
; Entity Instance                       ; fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                           ;
;     -- LPM_WIDTHB                     ; 16                                                           ;
;     -- LPM_WIDTHP                     ; 32                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                           ;
;     -- USE_EAB                        ; OFF                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                           ;
; Entity Instance                       ; fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                           ;
;     -- LPM_WIDTHB                     ; 16                                                           ;
;     -- LPM_WIDTHP                     ; 32                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                           ;
;     -- USE_EAB                        ; OFF                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                           ;
+---------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "lcd_top:u_lcd_top|fifo:u_fifo" ;
+---------+--------+----------+-----------------------------+
; Port    ; Type   ; Severity ; Details                     ;
+---------+--------+----------+-----------------------------+
; wrfull  ; Output ; Info     ; Explicitly unconnected      ;
; rdusedw ; Output ; Info     ; Explicitly unconnected      ;
+---------+--------+----------+-----------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_top:u_lcd_top|lcd_driver:u_lcd_driver" ;
+-------+--------+----------+-------------------------------------------+
; Port  ; Type   ; Severity ; Details                                   ;
+-------+--------+----------+-------------------------------------------+
; h_res ; Output ; Info     ; Explicitly unconnected                    ;
; v_res ; Output ; Info     ; Explicitly unconnected                    ;
+-------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_top:u_fft_top|fft:u_fft"                                                                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; inverse      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_error   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sink_error[1..1]" will be connected to GND. ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; source_exp   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_error ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_addr   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i2c_addr[15..8]" will be connected to GND. ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i2c_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl"                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "adc_data[31..16]" have no fanouts                      ;
; dac_data ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dac_data[31..16]" will be connected to GND. ;
; tx_done  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 116                 ; 116              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                        ; Details                                                                                                                                                        ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[10]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[10]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[11]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[11]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[12]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[12]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[13]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[13]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[14]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[14]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[15]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[15]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[10]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[10]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[11]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[11]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[12]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[12]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[13]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[13]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[14]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[14]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[15]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[15]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[16]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[16]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[17]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[17]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[18]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[18]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[19]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[19]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[20]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[20]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[21]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[21]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[22]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[22]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[23]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[23]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[24]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[24]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[25]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[25]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[26]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[26]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[27]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[27]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[28]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[28]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[29]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[29]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[30]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[30]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[31]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[31]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[32]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[32]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[33]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[33]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[8]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[8]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[9]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fir_filter_mat:u_fir_filter_mat|filter_out[9]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pll_clk:u_pll_clk|c0                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; pll_clk:u_pll_clk|c0                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; sys_clk                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                  ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[0]~0                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[0]~0                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[10]~1                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[10]~1                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[11]~2                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[11]~2                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[12]~3                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[12]~3                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[13]~4                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[13]~4                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[14]~5                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[14]~5                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[15]~6                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[15]~6                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[1]~7                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[1]~7                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[2]~8                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[2]~8                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[3]~9                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[3]~9                                                                      ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[4]~10                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[4]~10                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[5]~11                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[5]~11                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[6]~12                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[6]~12                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[7]~13                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[7]~13                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[8]~14                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[8]~14                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[9]~15                                                                     ; N/A                                                                                                                                                            ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; audio_data_out[9]~15                                                                     ; N/A                                                                                                                                                            ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jul 16 15:18:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off overdrive -c fftpga
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10275): Verilog HDL Module Instantiation warning at firpga.v(128): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/firpga.v
    Info (12023): Found entity 1: firpga
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/fir_filter_mat.v
    Info (12023): Found entity 1: overdrive
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/wm8978_ctrl.v
    Info (12023): Found entity 1: wm8978_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/wm8978_config.v
    Info (12023): Found entity 1: wm8978_config
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/i2c_reg_cfg.v
    Info (12023): Found entity 1: i2c_reg_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/audio_speak.v
    Info (12023): Found entity 1: audio_speak
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/audio_send.v
    Info (12023): Found entity 1: audio_send
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/audio_receive.v
    Info (12023): Found entity 1: audio_receive
Warning (12019): Can't analyze file -- file ../rtl/fftpga.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/fft_fifo_ctrl.v
    Info (12023): Found entity 1: fft_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/data_modulus.v
    Info (12023): Found entity 1: data_modulus
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sqrt.v
    Info (12023): Found entity 1: sqrt
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fft.v
    Info (12023): Found entity 1: fft
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/fft_pack_fft_131.vhd
    Info (12022): Found design unit 1: fft_pack_fft_131
    Info (12022): Found design unit 2: fft_pack_fft_131-body
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fft_131-body
Info (12021): Found 1 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fft_131
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg_fft_131
    Info (12022): Found design unit 2: auk_dspip_text_pkg_fft_131-body
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_fft_131-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fft_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf_fft_131
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_131-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp_fft_131
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/audio_in_fifo.v
    Info (12023): Found entity 1: audio_in_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/fft_top.v
    Info (12023): Found entity 1: fft_top
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/audio/lcd_fifo_ctrl.v
    Info (12023): Found entity 1: lcd_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/lcd/lcd_top.v
    Info (12023): Found entity 1: lcd_top
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/prac9/rtl/fir_filter.v
    Info (12023): Found entity 1: fir_filter
Warning (10236): Verilog HDL Implicit Net warning at fft_top.v(59): created implicit net for "fifo_rd_empty"
Info (12127): Elaborating entity "firpga" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "wm8978_ctrl" for hierarchy "wm8978_ctrl:u_wm8978_ctrl"
Info (12128): Elaborating entity "wm8978_config" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"
Info (12128): Elaborating entity "i2c_reg_cfg" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(83): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "audio_receive" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive"
Info (12128): Elaborating entity "audio_send" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send"
Info (12128): Elaborating entity "fft_top" for hierarchy "fft_top:u_fft_top"
Info (12128): Elaborating entity "audio_in_fifo" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8gj1.tdf
    Info (12023): Found entity 1: dcfifo_8gj1
Info (12128): Elaborating entity "dcfifo_8gj1" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf
    Info (12023): Found entity 1: altsyncram_oj31
Info (12128): Elaborating entity "altsyncram_oj31" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hkd
Info (12128): Elaborating entity "alt_synch_pipe_hkd" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|cmpr_d66:rdempty_eq_comp"
Info (12128): Elaborating entity "fft_fifo_ctrl" for hierarchy "fft_top:u_fft_top|fft_fifo_ctrl:u_fft_ctrl"
Info (12128): Elaborating entity "fft" for hierarchy "fft_top:u_fft_top|fft:u_fft"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_sglstream_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream_fft_131-transform
    Info (12023): Found entity 1: asj_fft_sglstream_fft_131
Info (12128): Elaborating entity "asj_fft_sglstream_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_udh1.tdf
    Info (12023): Found entity 1: scfifo_udh1
Info (12128): Elaborating entity "scfifo_udh1" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_no81.tdf
    Info (12023): Found entity 1: a_dpfifo_no81
Info (12128): Elaborating entity "a_dpfifo_no81" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssf1.tdf
    Info (12023): Found entity 1: altsyncram_ssf1
Info (12128): Elaborating entity "altsyncram_ssf1" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_m_k_counter_fft_131
Info (12128): Elaborating entity "asj_fft_m_k_counter_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_npd"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrengen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_wrengen_fft_131
Info (12128): Elaborating entity "asj_fft_wrengen_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrengen_fft_131:sel_we"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl_fft_131-writer
    Info (12023): Found entity 1: asj_fft_in_write_sgl_fft_131
Info (12128): Elaborating entity "asj_fft_in_write_sgl_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cnt_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_fft_131-cnt_sw
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_cnt_ctrl_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram_fft_131-syn
    Info (12023): Found entity 1: asj_fft_4dp_ram_fft_131
Info (12128): Elaborating entity "asj_fft_4dp_ram_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_data_ram_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_fft_131-SYN
    Info (12023): Found entity 1: asj_fft_data_ram_fft_131
Info (12128): Elaborating entity "asj_fft_data_ram_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aku3.tdf
    Info (12023): Found entity 1: altsyncram_aku3
Info (12128): Elaborating entity "altsyncram_aku3" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_dataadgen_fft_131
Info (12128): Elaborating entity "asj_fft_dataadgen_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_addr_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_wrswgen_fft_131
Info (12128): Elaborating entity "asj_fft_wrswgen_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches"
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_data_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r_fft_131-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_r_fft_131
Info (12128): Elaborating entity "asj_fft_cxb_data_r_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_fft_131-dft_r4
    Info (12023): Found entity 1: asj_fft_dft_bfp_fft_131
Info (12128): Elaborating entity "asj_fft_dft_bfp_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_pround_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_pround_fft_131-AROUNDPIPE_SYNTH
    Info (12023): Found entity 1: asj_fft_pround_fft_131
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_onj.tdf
    Info (12023): Found entity 1: add_sub_onj
Info (12128): Elaborating entity "add_sub_onj" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_tdl_bit_fft_131:\gen_disc:delay_next_pass"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_fft_131-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_o_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_fft_131-input_bfp
    Info (12023): Found entity 1: asj_fft_bfp_i_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_i_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std_fft_131-model
    Info (12023): Found entity 1: asj_fft_cmult_std_fft_131
Info (12128): Elaborating entity "asj_fft_cmult_std_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_mult_add_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add_fft_131-syn
    Info (12023): Found entity 1: asj_fft_mult_add_fft_131
Info (12128): Elaborating entity "asj_fft_mult_add_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_khq2.tdf
    Info (12023): Found entity 1: mult_add_khq2
Info (12128): Elaborating entity "mult_add_khq2" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_8591.tdf
    Info (12023): Found entity 1: ded_mult_8591
Info (12128): Elaborating entity "ded_mult_8591" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf
    Info (12023): Found entity 1: dffpipe_a3c
Info (12128): Elaborating entity "dffpipe_a3c" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result"
Info (12128): Elaborating entity "asj_fft_mult_add_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_jgq2.tdf
    Info (12023): Found entity 1: mult_add_jgq2
Info (12128): Elaborating entity "mult_add_jgq2" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated"
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf
    Info (12023): Found entity 1: add_sub_lnj
Info (12128): Elaborating entity "add_sub_lnj" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl_fft_131-syn
    Info (12023): Found entity 1: asj_fft_bfp_ctrl_fft_131
Info (12128): Elaborating entity "asj_fft_bfp_ctrl_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_twadgen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_twadgen_fft_131
Info (12128): Elaborating entity "asj_fft_twadgen_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom_fft_131-syn
    Info (12023): Found entity 1: asj_fft_3dp_rom_fft_131
Info (12128): Elaborating entity "asj_fft_3dp_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/twid_rom_fft_131.vhd
    Info (12022): Found design unit 1: twid_rom_fft_131-SYN
    Info (12023): Found entity 1: twid_rom_fft_131
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4191.tdf
    Info (12023): Found entity 1: altsyncram_4191
Info (12128): Elaborating entity "altsyncram_4191" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5191.tdf
    Info (12023): Found entity 1: altsyncram_5191
Info (12128): Elaborating entity "altsyncram_5191" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6191.tdf
    Info (12023): Found entity 1: altsyncram_6191
Info (12128): Elaborating entity "altsyncram_6191" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v091.tdf
    Info (12023): Found entity 1: altsyncram_v091
Info (12128): Elaborating entity "altsyncram_v091" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0191.tdf
    Info (12023): Found entity 1: altsyncram_0191
Info (12128): Elaborating entity "altsyncram_0191" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1191.tdf
    Info (12023): Found entity 1: altsyncram_1191
Info (12128): Elaborating entity "altsyncram_1191" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen_fft_131-gen_all
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen_fft_131
Info (12128): Elaborating entity "asj_fft_lpprdadr2gen_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst_fft_131-syn
    Info (12023): Found entity 1: asj_fft_tdl_rst_fft_131
Info (12128): Elaborating entity "asj_fft_tdl_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid"
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2_fft_131-lp
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2_fft_131
Info (12128): Elaborating entity "asj_fft_lpp_serial_r2_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_tdl_bit_fft_131:\gen_str_val:delay_val"
Info (12128): Elaborating entity "asj_fft_pround_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_14k.tdf
    Info (12023): Found entity 1: add_sub_14k
Info (12128): Elaborating entity "add_sub_14k" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_131" for hierarchy "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en"
Info (12128): Elaborating entity "data_modulus" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus"
Info (12128): Elaborating entity "sqrt" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst"
Info (12128): Elaborating entity "altsqrt" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[15]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[15]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[14]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[14]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[13]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[13]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "lcd_top" for hierarchy "lcd_top:u_lcd_top"
Info (12128): Elaborating entity "clk_div" for hierarchy "lcd_top:u_lcd_top|clk_div:u_clk_div"
Info (12128): Elaborating entity "lcd_fifo_ctrl" for hierarchy "lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Warning (10230): Verilog HDL assignment warning at lcd_driver.v(99): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_driver.v(110): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "lcd_display" for hierarchy "lcd_top:u_lcd_top|lcd_display:u_lcd_display"
Info (12128): Elaborating entity "fifo" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4sk1.tdf
    Info (12023): Found entity 1: dcfifo_4sk1
Info (12128): Elaborating entity "dcfifo_4sk1" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_3dc:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe11"
Info (12128): Elaborating entity "overdrive" for hierarchy "overdrive:u_overdrive"
Warning (10230): Verilog HDL assignment warning at fir_filter_mat.v(45): truncated value with size 16 to match size of target (1)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h124.tdf
    Info (12023): Found entity 1: altsyncram_h124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|q_b[33]"
Info (13014): Ignored 160 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
    Info (13019): Ignored 144 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|data_modulus:u_data_modulus|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft_top:u_fft_top|data_modulus:u_data_modulus|Mult0"
Info (12130): Elaborated megafunction instantiation "fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "fft_top:u_fft_top|data_modulus:u_data_modulus|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): ""FFT" (6AF7_0034)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature FFT MegaCore v6.1
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_hs" is stuck at VCC
    Warning (13410): Pin "lcd_vs" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/fpga/fpga_prac/prac9/par/output_files/fftpga.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 67 of its 234 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 167 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8281 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 7475 logic cells
    Info (21064): Implemented 740 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Fri Jul 16 15:18:36 2021
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/fpga/fpga_prac/prac9/par/output_files/fftpga.map.smsg.


