[toc]

# Lab4

 ## 逻辑设计

### cpu

相比于`单周期cpu`, 主要的不同点在于:

+ `data`和`instr`存在一个`dist_mem`中
+ 新增了`IR`, `MEMDATAREAD`两个寄存器存储`mem`读结果
+ 新增了`A`, `B`, `ALUOut`存储`regfile`的`rd1`, `rd2`和`ALU`的运算结果
+ `PC`的自增运算和跳转不需要单独的模块(因此只需要一个`ALU`)
+ `control`模块的变化

### DBU

只是增加了几个读端口

## 核心代码

### control

这分出了若干个状态, 采用三段式描述

```Verilog
 //------n_state---------//
    always @(*) begin
        case (c_state)
            4'd0: n_state=1;
            4'd1: // decode
                case (opcode)
                    6'b000000: n_state = 4'd6; //R-ex
                    6'b100011: n_state = 4'd2;//lw 
                    6'b101011: n_state = 4'd2;//sw
                    6'b000100: n_state = 4'd8;//beq 
                    6'b000010: n_state = 4'd9;//jump
                    6'b001000: n_state = 4'd10;//addi
                    default: ;
                endcase 
            4'd2: //MEMaddr
                case (opcode)
                    6'b100011: n_state=4'd3;
                    6'b101011: n_state=4'd5; 
                    default: ;
                endcase
            4'd3: //memread 
                n_state = 4'd4; 
            4'd4: //memwriteback 
                n_state = 4'd0; 
            4'd5: //memwrite 
                n_state = 4'd0; 
            4'd6: //execute 
                n_state = 4'd7; 
            4'd7: //aluwriteback 
                n_state = 4'd0;
            4'd8: //branch 
                n_state = 4'd0; 
            4'd9: //jump 
                n_state = 4'd0; 
            4'd10: //addi
                n_state = 4'd11; 
            4'd11: //addi writeback 
                n_state = 4'd0;
            4'd15: // rst
                n_state = 4'd0;
            default: ;
        endcase
    end
```

```verilog
//------signal----------//
    always @(*)begin 
        if(rst) begin 
            IorD = 1'b0; 
            PCSource = 2'b11; //nextPC=0;
            PCWrite = 1'b1; 
        end 
        else 
            case(c_state) 
                4'd0://fetch 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; // Memaddr: PC 
                    MemRead = 1'b1; // Mem read 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b1; // save Instr 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b0; // srcA: PC 
                    ALUSrcB = 2'b01; // srcB: 4 
                    ALUcontrol = 3'b000; // ALU's func: add 
                    Branch = 1'b0; 
                    PCWrite = 1'b1; // enable update PC 
                    PCSource = 2'b00; // select ne0tPC=PC+4 
                end 
                4'd1://decode 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0;
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b0; // srcA: PC 
                    ALUSrcB = 2'b11; // srcB: SignE0tended<<2 
                    ALUcontrol = 3'b000; // ALU's func: add 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd2: //memaddr 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b1; // srcA: RegRdout1
                    ALUSrcB = 2'b10; // srcB: SignExtended 
                    ALUcontrol = 3'b000; // add 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd3: //memread 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b1; // ALUResult_DFF 
                    MemRead = 1'b1; //  Mem read 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b0; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'b000; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd4: //memwriteback 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0;
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; // RegWdaddr: Rt 
                    MemtoReg = 1'b1; // RegWdin: Memout 
                    RegWrite = 1'b1; // enable Reg write 
                    ALUSrcA = 1'b0; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'd6; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd5: //memwrite 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b1; // Memaddr: ALUResult_DFF 
                    MemRead = 1'b0; 
                    MemWrite = 1'b1; // enable Mem write 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b0; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'd6; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd6: //R type e0ecute 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0;
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b1; // srcA: RegRdout1_DFF 
                    ALUSrcB = 2'b00; // srcB: RegRdout2_DFF 
                    case(FUNC) // ALU's func: decided by 'Funct' 
                        6'b100000: ALUcontrol = 5'h00;//add 
                        6'b100010: ALUcontrol = 5'h01;//sub 
                        6'b100100: ALUcontrol = 5'h02;//and 
                        6'b100101: ALUcontrol = 5'h03;//or 
                        6'b100110: ALUcontrol = 5'h04;//xor 
                        default:;
                    endcase 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd7: //aluwriteback 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b1; // RegWdaddr: Rd 
                    MemtoReg = 1'b0; // RegWdin: ALUResult_DFF 
                    RegWrite = 1'b1; // enable Reg write 
                    ALUSrcA = 1'b0; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'd6; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd8: //branch begin
                begin
                    IorD = 0; 
                    PCWriteCond = 1; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b1; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'b001; 
                    Branch = 1'b1; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b01; 
                end 
                4'd9: //jump 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0;
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b0;
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'd6; 
                    Branch = 1'b0; 
                    PCWrite = 1'b1; // enable update PC 
                    PCSource = 2'b10; // select ne0tPC = PCJump 
                end 
                4'd10: //addi execute 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; 
                    MemtoReg = 1'b0; 
                    RegWrite = 1'b0; 
                    ALUSrcA = 1'b1; 
                    ALUSrcB = 2'b10; 
                    ALUcontrol = 3'b000; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end 
                4'd11: //addi regwriteback 
                begin 
                    PCWriteCond = 0;
                    IorD = 1'b0; 
                    MemRead = 1'b0; 
                    MemWrite = 1'b0; 
                    IRWrite = 1'b0; 
                    RegDst = 1'b0; // RegWdaddr: Rt 
                    MemtoReg = 1'b0; // RegWdin: ALUResult_DFF 
                    RegWrite = 1'b1; // enable Reg write 
                    ALUSrcA = 1'b0; 
                    ALUSrcB = 2'b00; 
                    ALUcontrol = 3'd6; 
                    Branch = 1'b0; 
                    PCWrite = 1'b0; 
                    PCSource = 2'b00; 
                end
                default:; 
            endcase 
    end
```

### ALU & regfile

和单周期相仿

### top

按照电路图连线

```Verilog
module top(
    input clk,
    input rst
);
//------------------variable------------------//
    reg [31:0] IR, MDR; // mem data register
    reg [31:0] PC;
    reg [31:0] A, B, ALUOut;
    wire [4:0] Rd, Rt, Rs;
    wire [25:0] JumpIMM;
    wire [15:0] IMM16; 
    wire [5:0] Op, Funct;
    wire [31:0] SignExtented, shleft, Memdata;
    wire [31:0] ALUresult;

    wire Zero;
    
    wire IorD; 
    wire MemRead; 
    wire MemWrite; 
    wire IRWrite; 
    wire RegDst; 
    wire MemtoReg; 
    wire RegWrite;
    wire ALUSrcA; 
    wire [1:0] ALUSrcB; 
    wire [2:0] ALUControl; 
    wire Branch; 
    wire PCWrite;
    wire PCWriteCond;  
    wire [1:0] PCSource;
    wire PCwe;
    
    wire k;
    assign k = 1;
//-----------------Control--------------------//
    control control1(.clk(clk),
                     .rst(rst),
                     .zero(Zero),
                     .IorD(IorD),
                     .MemRead(MemRead),
                     .MemWrite(MemWrite),
                     .RegWrite(RegWrite),
                     .IRWrite(IRWrite),
                     .RegDst(RegDst),
                     .MemtoReg(MemtoReg),
                     .ALUSrcA(ALUSrcA),
                     .ALUSrcB(ALUSrcB),
                     .ALUcontrol(ALUControl),
                     .Branch(Branch),
                     .PCWrite(PCWrite),
                     .PCWriteCond(PCWriteCond),
                     .PCSource(PCSource),
                     .PCwe(PCwe),
                     .FUNC(Funct),
                     .opcode(Op));
//-----------------ASSIGN---------------------//
    assign JumpIMM = IR[25:0]; 
    assign Funct = IR[5:0]; 
    assign IMM16 = IR[15:0]; 
    assign Rd = IR[15:11]; 
    assign Rt = IR[20:16]; 
    assign Rs = IR[25:21]; 
    assign Op = IR[31:26];
    assign SignExtented = IMM16[15]?{16'hffff,IMM16}:{16'h0,IMM16};
    assign shleft = SignExtented<<2;
//-----------------PC-----------------------//
    wire [31:0] PCin;
    mux4 PCmux(.a(ALUresult), 
               .b(ALUOut), 
               .c({PC[31:28],{2'b00,JumpIMM}<<2}),
               .d(0),
               .sel(PCSource),
               .y(PCin));
    always @(posedge clk or posedge rst) begin
        if(rst) PC = 0;
        else if(PCwe) PC=PCin;
    end
//----------------Memory--------------------//
    MEM1 MEM(.clk(clk), .spo(Memdata), .we(MemWrite),.a(IorD?ALUOut[10:2]:PC[10:2]),.d(B));
//----------------IR MDR--------------------//
    always @(posedge clk) 
        MDR <= Memdata;
    always @(posedge clk)
        if(IRWrite) IR <= Memdata;
//----------------REGFILE-------------------//
    wire [31:0] rd1, rd2;
    always @(posedge clk) A <= rd1;
    always @(posedge clk) B <= rd2;
    reg_file REG(.clk(clk),
                 .rst(rst),
                 .ra1(Rs),
                 .ra2(Rt),
                 .rd1(rd1),
                 .rd2(rd2),
                 .we(RegWrite),
                 .wd(MemtoReg ? MDR : ALUOut),
                 .wa(RegDst?Rd:Rt));
//----------------ALU-----------------------//
    wire [31:0] ALUB;
    mux4 alub(.a(B),.b(4),.c(SignExtented),.d(shleft),.sel(ALUSrcB),.y(ALUB));
    ALU alu(.a(ALUSrcA?A:PC),
            .b(ALUB),
            .m(ALUControl),
            .y(ALUresult),
            .zf(Zero));
    always @(posedge clk) ALUOut = ALUresult;
endmodule // top
```

### DBU

这部分代码和单周期几乎相同, 具体可见附件

## 仿真结果

<<<<<<< Updated upstream
![image-20200530134833678](C:\Users\YMXD\Desktop\course_notes\组成原理\Lab4\Lab4_PB8000162_郑在一_v1.assets\image-20200530134833678.png)

结果

![image-20200530134811204](C:\Users\YMXD\Desktop\course_notes\组成原理\Lab4\Lab4_PB8000162_郑在一_v1.assets\image-20200530134811204.png)
=======
![image-20200530134129872](C:\Users\YMXD\Desktop\course_notes\组成原理\Lab4\Lab4_PB8000162_郑在一_v1.assets\image-20200530134129872.png)

结果

![image-20200530134321588](C:\Users\YMXD\Desktop\course_notes\组成原理\Lab4\Lab4_PB8000162_郑在一_v1.assets\image-20200530134321588.png)
>>>>>>> Stashed changes

## 结果分析

cpu可以稳定运行, 在多个周期后得到`success`的结果并储存在了`mem`的适当位置

## 实验总结

1. 不必刻意地抽象, 分割功能到更多子模块, 但是每个模块的代码应该条理清晰(注释完备)
2. 状态机还是应该每个变量都赋值(而不是赋高阻态)

## 意见建议 

多周期还是比较简单, 可以时间缩减到1周

<<<<<<< Updated upstream
## 思考题(以accm指令为例)
=======
## 思考题
>>>>>>> Stashed changes

> 这部分没有仿真过

+ 修改`IorD`和`ALUSrcA`的位宽到2位, 修改对应的2位mux变成4位mux
<<<<<<< Updated upstream
+ 4位mux对应的位置连上`rd1`和`memdataread`
+ 控制器在`R-ex`的状态时增加对`accm`的处理

具体可以看我的[accm分支](https://github.com/zhengzaiyi/course_notes/tree/accm/%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86/Lab4)
=======
+ 4位mux对应的位置连上
>>>>>>> Stashed changes
