
008_Queues_n_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a24  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08008bf4  08008bf4  00018bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fd4  08008fd4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008fd4  08008fd4  00018fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fdc  08008fdc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fdc  08008fdc  00018fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fe0  08008fe0  00018fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008fe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013048  20000078  0800905c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200130c0  0800905c  000230c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000168b2  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000387a  00000000  00000000  0003699d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  0003a218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f77  00000000  00000000  0003b608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000252aa  00000000  00000000  0003c57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018cde  00000000  00000000  00061829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0428  00000000  00000000  0007a507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005798  00000000  00000000  0015a930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  001600c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008bdc 	.word	0x08008bdc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08008bdc 	.word	0x08008bdc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <led_effect_stop>:
 */

#include "main.h"


void led_effect_stop(void){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af02      	add	r7, sp, #8

	for(int i=0; i<4; i++){
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	e00e      	b.n	8000606 <led_effect_stop+0x2a>
		xTimerStop(led_timer_handle[i], portMAX_DELAY);
 80005e8:	4a0b      	ldr	r2, [pc, #44]	; (8000618 <led_effect_stop+0x3c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2300      	movs	r3, #0
 80005f8:	2200      	movs	r2, #0
 80005fa:	2103      	movs	r1, #3
 80005fc:	f006 ff70 	bl	80074e0 <xTimerGenericCommand>
	for(int i=0; i<4; i++){
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	3301      	adds	r3, #1
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2b03      	cmp	r3, #3
 800060a:	dded      	ble.n	80005e8 <led_effect_stop+0xc>
	}

}
 800060c:	bf00      	nop
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000011c 	.word	0x2000011c

0800061c <led_effect>:


void led_effect(int n){
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af02      	add	r7, sp, #8
 8000622:	6078      	str	r0, [r7, #4]

	led_effect_stop();
 8000624:	f7ff ffda 	bl	80005dc <led_effect_stop>
	xTimerStart(led_timer_handle[n-1], portMAX_DELAY);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3b01      	subs	r3, #1
 800062c:	4a08      	ldr	r2, [pc, #32]	; (8000650 <led_effect+0x34>)
 800062e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000632:	f005 feab 	bl	800638c <xTaskGetTickCount>
 8000636:	4602      	mov	r2, r0
 8000638:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2300      	movs	r3, #0
 8000640:	2101      	movs	r1, #1
 8000642:	4620      	mov	r0, r4
 8000644:	f006 ff4c 	bl	80074e0 <xTimerGenericCommand>

}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	2000011c 	.word	0x2000011c

08000654 <turn_off_all_leds>:


void turn_off_all_leds(void){
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_RESET);
 8000658:	2200      	movs	r2, #0
 800065a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800065e:	480b      	ldr	r0, [pc, #44]	; (800068c <turn_off_all_leds+0x38>)
 8000660:	f001 fd98 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066a:	4808      	ldr	r0, [pc, #32]	; (800068c <turn_off_all_leds+0x38>)
 800066c:	f001 fd92 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_RESET);
 8000670:	2200      	movs	r2, #0
 8000672:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000676:	4806      	ldr	r0, [pc, #24]	; (8000690 <turn_off_all_leds+0x3c>)
 8000678:	f001 fd8c 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	2110      	movs	r1, #16
 8000680:	4803      	ldr	r0, [pc, #12]	; (8000690 <turn_off_all_leds+0x3c>)
 8000682:	f001 fd87 	bl	8002194 <HAL_GPIO_WritePin>

}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40020000 	.word	0x40020000
 8000690:	40020400 	.word	0x40020400

08000694 <turn_on_all_leds>:


void turn_on_all_leds(void){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_SET);
 8000698:	2201      	movs	r2, #1
 800069a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800069e:	480b      	ldr	r0, [pc, #44]	; (80006cc <turn_on_all_leds+0x38>)
 80006a0:	f001 fd78 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_SET);
 80006a4:	2201      	movs	r2, #1
 80006a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006aa:	4808      	ldr	r0, [pc, #32]	; (80006cc <turn_on_all_leds+0x38>)
 80006ac:	f001 fd72 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006b6:	4806      	ldr	r0, [pc, #24]	; (80006d0 <turn_on_all_leds+0x3c>)
 80006b8:	f001 fd6c 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2110      	movs	r1, #16
 80006c0:	4803      	ldr	r0, [pc, #12]	; (80006d0 <turn_on_all_leds+0x3c>)
 80006c2:	f001 fd67 	bl	8002194 <HAL_GPIO_WritePin>

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40020000 	.word	0x40020000
 80006d0:	40020400 	.word	0x40020400

080006d4 <turn_on_even_leds>:


void turn_on_even_leds(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006de:	480b      	ldr	r0, [pc, #44]	; (800070c <turn_on_even_leds+0x38>)
 80006e0:	f001 fd58 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ea:	4808      	ldr	r0, [pc, #32]	; (800070c <turn_on_even_leds+0x38>)
 80006ec:	f001 fd52 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f6:	4806      	ldr	r0, [pc, #24]	; (8000710 <turn_on_even_leds+0x3c>)
 80006f8:	f001 fd4c 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2110      	movs	r1, #16
 8000700:	4803      	ldr	r0, [pc, #12]	; (8000710 <turn_on_even_leds+0x3c>)
 8000702:	f001 fd47 	bl	8002194 <HAL_GPIO_WritePin>

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40020000 	.word	0x40020000
 8000710:	40020400 	.word	0x40020400

08000714 <turn_on_odd_leds>:


void turn_on_odd_leds(void){
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_SET);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071e:	480b      	ldr	r0, [pc, #44]	; (800074c <turn_on_odd_leds+0x38>)
 8000720:	f001 fd38 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	f44f 7180 	mov.w	r1, #256	; 0x100
 800072a:	4808      	ldr	r0, [pc, #32]	; (800074c <turn_on_odd_leds+0x38>)
 800072c:	f001 fd32 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_SET);
 8000730:	2201      	movs	r2, #1
 8000732:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000736:	4806      	ldr	r0, [pc, #24]	; (8000750 <turn_on_odd_leds+0x3c>)
 8000738:	f001 fd2c 	bl	8002194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2110      	movs	r1, #16
 8000740:	4803      	ldr	r0, [pc, #12]	; (8000750 <turn_on_odd_leds+0x3c>)
 8000742:	f001 fd27 	bl	8002194 <HAL_GPIO_WritePin>

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40020000 	.word	0x40020000
 8000750:	40020400 	.word	0x40020400

08000754 <LED_control>:


void LED_control(int val){
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	// 2
	for(int i=0; i<4; i++){
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e038      	b.n	80007d4 <LED_control+0x80>
		GPIO_PinState pinstate = ((val >> i)& 0x1);
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	fa42 f303 	asr.w	r3, r2, r3
 800076a:	b2db      	uxtb	r3, r3
 800076c:	f003 0301 	and.w	r3, r3, #1
 8000770:	72fb      	strb	r3, [r7, #11]
		switch (i){
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	2b03      	cmp	r3, #3
 8000776:	d82a      	bhi.n	80007ce <LED_control+0x7a>
 8000778:	a201      	add	r2, pc, #4	; (adr r2, 8000780 <LED_control+0x2c>)
 800077a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800077e:	bf00      	nop
 8000780:	08000791 	.word	0x08000791
 8000784:	080007a1 	.word	0x080007a1
 8000788:	080007b1 	.word	0x080007b1
 800078c:	080007c1 	.word	0x080007c1
		case 0:
			HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, pinstate);
 8000790:	7afb      	ldrb	r3, [r7, #11]
 8000792:	461a      	mov	r2, r3
 8000794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000798:	4812      	ldr	r0, [pc, #72]	; (80007e4 <LED_control+0x90>)
 800079a:	f001 fcfb 	bl	8002194 <HAL_GPIO_WritePin>
			break;
 800079e:	e016      	b.n	80007ce <LED_control+0x7a>
		case 1:
			HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, pinstate);
 80007a0:	7afb      	ldrb	r3, [r7, #11]
 80007a2:	461a      	mov	r2, r3
 80007a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007a8:	480e      	ldr	r0, [pc, #56]	; (80007e4 <LED_control+0x90>)
 80007aa:	f001 fcf3 	bl	8002194 <HAL_GPIO_WritePin>
			break;
 80007ae:	e00e      	b.n	80007ce <LED_control+0x7a>
		case 2:
			HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, pinstate);
 80007b0:	7afb      	ldrb	r3, [r7, #11]
 80007b2:	461a      	mov	r2, r3
 80007b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b8:	480b      	ldr	r0, [pc, #44]	; (80007e8 <LED_control+0x94>)
 80007ba:	f001 fceb 	bl	8002194 <HAL_GPIO_WritePin>
			break;
 80007be:	e006      	b.n	80007ce <LED_control+0x7a>
		case 3:
			HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, pinstate);
 80007c0:	7afb      	ldrb	r3, [r7, #11]
 80007c2:	461a      	mov	r2, r3
 80007c4:	2110      	movs	r1, #16
 80007c6:	4808      	ldr	r0, [pc, #32]	; (80007e8 <LED_control+0x94>)
 80007c8:	f001 fce4 	bl	8002194 <HAL_GPIO_WritePin>
			break;
 80007cc:	bf00      	nop
	for(int i=0; i<4; i++){
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	3301      	adds	r3, #1
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	ddc3      	ble.n	8000762 <LED_control+0xe>

		}

	}

}
 80007da:	bf00      	nop
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40020000 	.word	0x40020000
 80007e8:	40020400 	.word	0x40020400

080007ec <LED_effect1>:


// Toggle all LEDs
void LED_effect1(void){
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

	static int flag = 1;
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 80007f0:	4b08      	ldr	r3, [pc, #32]	; (8000814 <LED_effect1+0x28>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f083 0301 	eor.w	r3, r3, #1
 80007f8:	4a06      	ldr	r2, [pc, #24]	; (8000814 <LED_effect1+0x28>)
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <LED_effect1+0x28>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <LED_effect1+0x1e>
 8000804:	f7ff ff26 	bl	8000654 <turn_off_all_leds>

}
 8000808:	e001      	b.n	800080e <LED_effect1+0x22>
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 800080a:	f7ff ff43 	bl	8000694 <turn_on_all_leds>
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000000 	.word	0x20000000

08000818 <LED_effect2>:


// Toggle even and odd LEDs
void LED_effect2(void){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

	static int flag = 1;
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 800081c:	4b08      	ldr	r3, [pc, #32]	; (8000840 <LED_effect2+0x28>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f083 0301 	eor.w	r3, r3, #1
 8000824:	4a06      	ldr	r2, [pc, #24]	; (8000840 <LED_effect2+0x28>)
 8000826:	6013      	str	r3, [r2, #0]
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <LED_effect2+0x28>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <LED_effect2+0x1e>
 8000830:	f7ff ff50 	bl	80006d4 <turn_on_even_leds>

}
 8000834:	e001      	b.n	800083a <LED_effect2+0x22>
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 8000836:	f7ff ff6d 	bl	8000714 <turn_on_odd_leds>
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000004 	.word	0x20000004

08000844 <LED_effect3>:


// Count up LEDs
void LED_effect3(void){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

	static int i = 0;
	LED_control( 0x1 << (i++ % 4));
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <LED_effect3+0x2c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	1c5a      	adds	r2, r3, #1
 800084e:	4908      	ldr	r1, [pc, #32]	; (8000870 <LED_effect3+0x2c>)
 8000850:	600a      	str	r2, [r1, #0]
 8000852:	425a      	negs	r2, r3
 8000854:	f003 0303 	and.w	r3, r3, #3
 8000858:	f002 0203 	and.w	r2, r2, #3
 800085c:	bf58      	it	pl
 800085e:	4253      	negpl	r3, r2
 8000860:	2201      	movs	r2, #1
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff74 	bl	8000754 <LED_control>

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000094 	.word	0x20000094

08000874 <LED_effect4>:


// Count down LEDs
void LED_effect4(void){
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0

	static int i = 0;
	LED_control( 0x08 >> (i++ % 4));
 8000878:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <LED_effect4+0x2c>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1c5a      	adds	r2, r3, #1
 800087e:	4908      	ldr	r1, [pc, #32]	; (80008a0 <LED_effect4+0x2c>)
 8000880:	600a      	str	r2, [r1, #0]
 8000882:	425a      	negs	r2, r3
 8000884:	f003 0303 	and.w	r3, r3, #3
 8000888:	f002 0203 	and.w	r2, r2, #3
 800088c:	bf58      	it	pl
 800088e:	4253      	negpl	r3, r2
 8000890:	2208      	movs	r2, #8
 8000892:	fa42 f303 	asr.w	r3, r2, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff5c 	bl	8000754 <LED_control>

}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000098 	.word	0x20000098

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08c      	sub	sp, #48	; 0x30
 80008a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008aa:	f001 f929 	bl	8001b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ae:	f000 f8ff 	bl	8000ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b2:	f000 f9bd 	bl	8000c30 <MX_GPIO_Init>
  MX_RTC_Init();
 80008b6:	f000 f96b 	bl	8000b90 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80008ba:	f000 f98f 	bl	8000bdc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  status = xTaskCreate(menu_task_handler, "menu_task", 250, NULL, 2, &menu_task_handle);
 80008be:	4b66      	ldr	r3, [pc, #408]	; (8000a58 <main+0x1b4>)
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	2302      	movs	r3, #2
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	2300      	movs	r3, #0
 80008c8:	22fa      	movs	r2, #250	; 0xfa
 80008ca:	4964      	ldr	r1, [pc, #400]	; (8000a5c <main+0x1b8>)
 80008cc:	4864      	ldr	r0, [pc, #400]	; (8000a60 <main+0x1bc>)
 80008ce:	f005 fa97 	bl	8005e00 <xTaskCreate>
 80008d2:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 80008d4:	6a3b      	ldr	r3, [r7, #32]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d00a      	beq.n	80008f0 <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80008da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008de:	f383 8811 	msr	BASEPRI, r3
 80008e2:	f3bf 8f6f 	isb	sy
 80008e6:	f3bf 8f4f 	dsb	sy
 80008ea:	61fb      	str	r3, [r7, #28]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80008ec:	bf00      	nop
 80008ee:	e7fe      	b.n	80008ee <main+0x4a>

  status = xTaskCreate(cmd_task_handler, "cmd_task", 250, NULL, 2, &cmd_task_handle);
 80008f0:	4b5c      	ldr	r3, [pc, #368]	; (8000a64 <main+0x1c0>)
 80008f2:	9301      	str	r3, [sp, #4]
 80008f4:	2302      	movs	r3, #2
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	2300      	movs	r3, #0
 80008fa:	22fa      	movs	r2, #250	; 0xfa
 80008fc:	495a      	ldr	r1, [pc, #360]	; (8000a68 <main+0x1c4>)
 80008fe:	485b      	ldr	r0, [pc, #364]	; (8000a6c <main+0x1c8>)
 8000900:	f005 fa7e 	bl	8005e00 <xTaskCreate>
 8000904:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d00a      	beq.n	8000922 <main+0x7e>
        __asm volatile
 800090c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000910:	f383 8811 	msr	BASEPRI, r3
 8000914:	f3bf 8f6f 	isb	sy
 8000918:	f3bf 8f4f 	dsb	sy
 800091c:	61bb      	str	r3, [r7, #24]
    }
 800091e:	bf00      	nop
 8000920:	e7fe      	b.n	8000920 <main+0x7c>

  status = xTaskCreate(print_task_handler, "print_task", 250, NULL, 2, &print_task_handle);
 8000922:	4b53      	ldr	r3, [pc, #332]	; (8000a70 <main+0x1cc>)
 8000924:	9301      	str	r3, [sp, #4]
 8000926:	2302      	movs	r3, #2
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2300      	movs	r3, #0
 800092c:	22fa      	movs	r2, #250	; 0xfa
 800092e:	4951      	ldr	r1, [pc, #324]	; (8000a74 <main+0x1d0>)
 8000930:	4851      	ldr	r0, [pc, #324]	; (8000a78 <main+0x1d4>)
 8000932:	f005 fa65 	bl	8005e00 <xTaskCreate>
 8000936:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d00a      	beq.n	8000954 <main+0xb0>
        __asm volatile
 800093e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000942:	f383 8811 	msr	BASEPRI, r3
 8000946:	f3bf 8f6f 	isb	sy
 800094a:	f3bf 8f4f 	dsb	sy
 800094e:	617b      	str	r3, [r7, #20]
    }
 8000950:	bf00      	nop
 8000952:	e7fe      	b.n	8000952 <main+0xae>

  status = xTaskCreate(led_task_handler, "led_task", 250, NULL, 2, &led_task_handle);
 8000954:	4b49      	ldr	r3, [pc, #292]	; (8000a7c <main+0x1d8>)
 8000956:	9301      	str	r3, [sp, #4]
 8000958:	2302      	movs	r3, #2
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2300      	movs	r3, #0
 800095e:	22fa      	movs	r2, #250	; 0xfa
 8000960:	4947      	ldr	r1, [pc, #284]	; (8000a80 <main+0x1dc>)
 8000962:	4848      	ldr	r0, [pc, #288]	; (8000a84 <main+0x1e0>)
 8000964:	f005 fa4c 	bl	8005e00 <xTaskCreate>
 8000968:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 800096a:	6a3b      	ldr	r3, [r7, #32]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d00a      	beq.n	8000986 <main+0xe2>
        __asm volatile
 8000970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000974:	f383 8811 	msr	BASEPRI, r3
 8000978:	f3bf 8f6f 	isb	sy
 800097c:	f3bf 8f4f 	dsb	sy
 8000980:	613b      	str	r3, [r7, #16]
    }
 8000982:	bf00      	nop
 8000984:	e7fe      	b.n	8000984 <main+0xe0>

  status = xTaskCreate(rtc_task_handler, "rtc_task", 250, NULL, 2, &rtc_task_handle);
 8000986:	4b40      	ldr	r3, [pc, #256]	; (8000a88 <main+0x1e4>)
 8000988:	9301      	str	r3, [sp, #4]
 800098a:	2302      	movs	r3, #2
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	2300      	movs	r3, #0
 8000990:	22fa      	movs	r2, #250	; 0xfa
 8000992:	493e      	ldr	r1, [pc, #248]	; (8000a8c <main+0x1e8>)
 8000994:	483e      	ldr	r0, [pc, #248]	; (8000a90 <main+0x1ec>)
 8000996:	f005 fa33 	bl	8005e00 <xTaskCreate>
 800099a:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d00a      	beq.n	80009b8 <main+0x114>
        __asm volatile
 80009a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009a6:	f383 8811 	msr	BASEPRI, r3
 80009aa:	f3bf 8f6f 	isb	sy
 80009ae:	f3bf 8f4f 	dsb	sy
 80009b2:	60fb      	str	r3, [r7, #12]
    }
 80009b4:	bf00      	nop
 80009b6:	e7fe      	b.n	80009b6 <main+0x112>

  q_data_handle = xQueueCreate(10, sizeof(char));
 80009b8:	2200      	movs	r2, #0
 80009ba:	2101      	movs	r1, #1
 80009bc:	200a      	movs	r0, #10
 80009be:	f004 fcaf 	bl	8005320 <xQueueGenericCreate>
 80009c2:	4603      	mov	r3, r0
 80009c4:	4a33      	ldr	r2, [pc, #204]	; (8000a94 <main+0x1f0>)
 80009c6:	6013      	str	r3, [r2, #0]

  configASSERT(q_data_handle != NULL);
 80009c8:	4b32      	ldr	r3, [pc, #200]	; (8000a94 <main+0x1f0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d10a      	bne.n	80009e6 <main+0x142>
        __asm volatile
 80009d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009d4:	f383 8811 	msr	BASEPRI, r3
 80009d8:	f3bf 8f6f 	isb	sy
 80009dc:	f3bf 8f4f 	dsb	sy
 80009e0:	60bb      	str	r3, [r7, #8]
    }
 80009e2:	bf00      	nop
 80009e4:	e7fe      	b.n	80009e4 <main+0x140>

  q_print_handle = xQueueCreate(10, sizeof(size_t));
 80009e6:	2200      	movs	r2, #0
 80009e8:	2104      	movs	r1, #4
 80009ea:	200a      	movs	r0, #10
 80009ec:	f004 fc98 	bl	8005320 <xQueueGenericCreate>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4a29      	ldr	r2, [pc, #164]	; (8000a98 <main+0x1f4>)
 80009f4:	6013      	str	r3, [r2, #0]

  configASSERT(q_print_handle != NULL);
 80009f6:	4b28      	ldr	r3, [pc, #160]	; (8000a98 <main+0x1f4>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d10a      	bne.n	8000a14 <main+0x170>
        __asm volatile
 80009fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a02:	f383 8811 	msr	BASEPRI, r3
 8000a06:	f3bf 8f6f 	isb	sy
 8000a0a:	f3bf 8f4f 	dsb	sy
 8000a0e:	607b      	str	r3, [r7, #4]
    }
 8000a10:	bf00      	nop
 8000a12:	e7fe      	b.n	8000a12 <main+0x16e>

  // Create software timers for LED effects
  for(int i=0; i<4; i++){
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
 8000a18:	e013      	b.n	8000a42 <main+0x19e>
	  led_timer_handle[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)(i+1), led_effect_callback);
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	461a      	mov	r2, r3
 8000a20:	4b1e      	ldr	r3, [pc, #120]	; (8000a9c <main+0x1f8>)
 8000a22:	9300      	str	r3, [sp, #0]
 8000a24:	4613      	mov	r3, r2
 8000a26:	2201      	movs	r2, #1
 8000a28:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a2c:	481c      	ldr	r0, [pc, #112]	; (8000aa0 <main+0x1fc>)
 8000a2e:	f006 fcfd 	bl	800742c <xTimerCreate>
 8000a32:	4602      	mov	r2, r0
 8000a34:	491b      	ldr	r1, [pc, #108]	; (8000aa4 <main+0x200>)
 8000a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<4; i++){
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3e:	3301      	adds	r3, #1
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
 8000a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a44:	2b03      	cmp	r3, #3
 8000a46:	dde8      	ble.n	8000a1a <main+0x176>

  }

  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4917      	ldr	r1, [pc, #92]	; (8000aa8 <main+0x204>)
 8000a4c:	4817      	ldr	r0, [pc, #92]	; (8000aac <main+0x208>)
 8000a4e:	f003 fb8a 	bl	8004166 <HAL_UART_Receive_IT>

  vTaskStartScheduler();
 8000a52:	f005 fb3f 	bl	80060d4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <main+0x1b2>
 8000a58:	20000100 	.word	0x20000100
 8000a5c:	08008bf4 	.word	0x08008bf4
 8000a60:	08001309 	.word	0x08001309
 8000a64:	20000104 	.word	0x20000104
 8000a68:	08008c00 	.word	0x08008c00
 8000a6c:	080013f1 	.word	0x080013f1
 8000a70:	20000108 	.word	0x20000108
 8000a74:	08008c0c 	.word	0x08008c0c
 8000a78:	0800150d 	.word	0x0800150d
 8000a7c:	2000010c 	.word	0x2000010c
 8000a80:	08008c18 	.word	0x08008c18
 8000a84:	0800154d 	.word	0x0800154d
 8000a88:	20000110 	.word	0x20000110
 8000a8c:	08008c24 	.word	0x08008c24
 8000a90:	080016c1 	.word	0x080016c1
 8000a94:	20000114 	.word	0x20000114
 8000a98:	20000118 	.word	0x20000118
 8000a9c:	08000d41 	.word	0x08000d41
 8000aa0:	08008c30 	.word	0x08008c30
 8000aa4:	2000011c 	.word	0x2000011c
 8000aa8:	2000012c 	.word	0x2000012c
 8000aac:	200000bc 	.word	0x200000bc

08000ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b094      	sub	sp, #80	; 0x50
 8000ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	2234      	movs	r2, #52	; 0x34
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f007 fc08 	bl	80082d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	4b2b      	ldr	r3, [pc, #172]	; (8000b88 <SystemClock_Config+0xd8>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000adc:	4a2a      	ldr	r2, [pc, #168]	; (8000b88 <SystemClock_Config+0xd8>)
 8000ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae4:	4b28      	ldr	r3, [pc, #160]	; (8000b88 <SystemClock_Config+0xd8>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000af0:	2300      	movs	r3, #0
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <SystemClock_Config+0xdc>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a24      	ldr	r2, [pc, #144]	; (8000b8c <SystemClock_Config+0xdc>)
 8000afa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000afe:	6013      	str	r3, [r2, #0]
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <SystemClock_Config+0xdc>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b08:	603b      	str	r3, [r7, #0]
 8000b0a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000b0c:	230a      	movs	r3, #10
 8000b0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b14:	2301      	movs	r3, #1
 8000b16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b18:	2310      	movs	r3, #16
 8000b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b20:	2302      	movs	r3, #2
 8000b22:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b24:	2300      	movs	r3, #0
 8000b26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b28:	2308      	movs	r3, #8
 8000b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b2c:	23a8      	movs	r3, #168	; 0xa8
 8000b2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b30:	2302      	movs	r3, #2
 8000b32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b34:	2302      	movs	r3, #2
 8000b36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4618      	mov	r0, r3
 8000b42:	f002 f9e7 	bl	8002f14 <HAL_RCC_OscConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000b4c:	f000 f986 	bl	8000e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b50:	230f      	movs	r3, #15
 8000b52:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b54:	2302      	movs	r3, #2
 8000b56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b5c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b66:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b68:	f107 0308 	add.w	r3, r7, #8
 8000b6c:	2105      	movs	r1, #5
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f001 fb2a 	bl	80021c8 <HAL_RCC_ClockConfig>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b7a:	f000 f96f 	bl	8000e5c <Error_Handler>
  }
}
 8000b7e:	bf00      	nop
 8000b80:	3750      	adds	r7, #80	; 0x50
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40007000 	.word	0x40007000

08000b90 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000b96:	4a10      	ldr	r2, [pc, #64]	; (8000bd8 <MX_RTC_Init+0x48>)
 8000b98:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000b9c:	2240      	movs	r2, #64	; 0x40
 8000b9e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000ba2:	227f      	movs	r2, #127	; 0x7f
 8000ba4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000ba8:	22ff      	movs	r2, #255	; 0xff
 8000baa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bac:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bbe:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <MX_RTC_Init+0x44>)
 8000bc0:	f002 fc46 	bl	8003450 <HAL_RTC_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000bca:	f000 f947 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	2000009c 	.word	0x2000009c
 8000bd8:	40002800 	.word	0x40002800

08000bdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <MX_USART2_UART_Init+0x50>)
 8000be4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000be8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000c02:	220c      	movs	r2, #12
 8000c04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c12:	4805      	ldr	r0, [pc, #20]	; (8000c28 <MX_USART2_UART_Init+0x4c>)
 8000c14:	f003 f9c8 	bl	8003fa8 <HAL_UART_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c1e:	f000 f91d 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	200000bc 	.word	0x200000bc
 8000c2c:	40004400 	.word	0x40004400

08000c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	4b39      	ldr	r3, [pc, #228]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a38      	ldr	r2, [pc, #224]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c50:	f043 0304 	orr.w	r3, r3, #4
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b36      	ldr	r3, [pc, #216]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0304 	and.w	r3, r3, #4
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	4b32      	ldr	r3, [pc, #200]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a31      	ldr	r2, [pc, #196]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b2f      	ldr	r3, [pc, #188]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	4b2b      	ldr	r3, [pc, #172]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a2a      	ldr	r2, [pc, #168]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b28      	ldr	r3, [pc, #160]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	4b24      	ldr	r3, [pc, #144]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a23      	ldr	r2, [pc, #140]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000ca4:	f043 0302 	orr.w	r3, r3, #2
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <MX_GPIO_Init+0x100>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000cbc:	481d      	ldr	r0, [pc, #116]	; (8000d34 <MX_GPIO_Init+0x104>)
 8000cbe:	f001 fa69 	bl	8002194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8000cc8:	481b      	ldr	r0, [pc, #108]	; (8000d38 <MX_GPIO_Init+0x108>)
 8000cca:	f001 fa63 	bl	8002194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cd4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4815      	ldr	r0, [pc, #84]	; (8000d3c <MX_GPIO_Init+0x10c>)
 8000ce6:	f001 f8c1 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD4_Pin|LD3_Pin;
 8000cea:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	480c      	ldr	r0, [pc, #48]	; (8000d34 <MX_GPIO_Init+0x104>)
 8000d04:	f001 f8b2 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD5_Pin|LD6_Pin;
 8000d08:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8000d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <MX_GPIO_Init+0x108>)
 8000d22:	f001 f8a3 	bl	8001e6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d26:	bf00      	nop
 8000d28:	3728      	adds	r7, #40	; 0x28
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020000 	.word	0x40020000
 8000d38:	40020400 	.word	0x40020400
 8000d3c:	40020800 	.word	0x40020800

08000d40 <led_effect_callback>:

/* USER CODE BEGIN 4 */

void led_effect_callback(TimerHandle_t xTimer){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

	int id;
	id = (uint32_t) pvTimerGetTimerID(xTimer);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f006 fe69 	bl	8007a20 <pvTimerGetTimerID>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	60fb      	str	r3, [r7, #12]

	switch(id){
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	3b01      	subs	r3, #1
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	d816      	bhi.n	8000d88 <led_effect_callback+0x48>
 8000d5a:	a201      	add	r2, pc, #4	; (adr r2, 8000d60 <led_effect_callback+0x20>)
 8000d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d60:	08000d71 	.word	0x08000d71
 8000d64:	08000d77 	.word	0x08000d77
 8000d68:	08000d7d 	.word	0x08000d7d
 8000d6c:	08000d83 	.word	0x08000d83
	case 1:
		LED_effect1();
 8000d70:	f7ff fd3c 	bl	80007ec <LED_effect1>
		break;
 8000d74:	e008      	b.n	8000d88 <led_effect_callback+0x48>
	case 2:
		LED_effect2();
 8000d76:	f7ff fd4f 	bl	8000818 <LED_effect2>
		break;
 8000d7a:	e005      	b.n	8000d88 <led_effect_callback+0x48>
	case 3:
		LED_effect3();
 8000d7c:	f7ff fd62 	bl	8000844 <LED_effect3>
		break;
 8000d80:	e002      	b.n	8000d88 <led_effect_callback+0x48>
	case 4:
		LED_effect4();
 8000d82:	f7ff fd77 	bl	8000874 <LED_effect4>
		break;
 8000d86:	bf00      	nop
	}
}
 8000d88:	bf00      	nop
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <HAL_UART_RxCpltCallback>:

// This function is called from the UART interrupt handler
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af02      	add	r7, sp, #8
 8000d96:	6078      	str	r0, [r7, #4]
	uint8_t dummy;

	for(uint32_t i=0; i<4000; i++);
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	e002      	b.n	8000da4 <HAL_UART_RxCpltCallback+0x14>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	3301      	adds	r3, #1
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000daa:	d3f8      	bcc.n	8000d9e <HAL_UART_RxCpltCallback+0xe>

	if(!xQueueIsQueueFullFromISR(q_data_handle)){
 8000dac:	4b1e      	ldr	r3, [pc, #120]	; (8000e28 <HAL_UART_RxCpltCallback+0x98>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f004 ff7c 	bl	8005cae <xQueueIsQueueFullFromISR>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d107      	bne.n	8000dcc <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue Data
		xQueueSendFromISR(q_data_handle, (void*)&user_data, NULL);
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	; (8000e28 <HAL_UART_RxCpltCallback+0x98>)
 8000dbe:	6818      	ldr	r0, [r3, #0]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	4919      	ldr	r1, [pc, #100]	; (8000e2c <HAL_UART_RxCpltCallback+0x9c>)
 8000dc6:	f004 fc1b 	bl	8005600 <xQueueGenericSendFromISR>
 8000dca:	e013      	b.n	8000df4 <HAL_UART_RxCpltCallback+0x64>
	}else{
		if(user_data == '\r'){
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <HAL_UART_RxCpltCallback+0x9c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b0d      	cmp	r3, #13
 8000dd4:	d10e      	bne.n	8000df4 <HAL_UART_RxCpltCallback+0x64>
			// Remove the last item in the Queue
			xQueueReceiveFromISR(q_data_handle, (void*)&dummy, NULL);
 8000dd6:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <HAL_UART_RxCpltCallback+0x98>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f107 010b 	add.w	r1, r7, #11
 8000dde:	2200      	movs	r2, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f004 fd9f 	bl	8005924 <xQueueReceiveFromISR>
			// Enqueue the \n
			xQueueSendFromISR(q_data_handle, (void*)&user_data, NULL);
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <HAL_UART_RxCpltCallback+0x98>)
 8000de8:	6818      	ldr	r0, [r3, #0]
 8000dea:	2300      	movs	r3, #0
 8000dec:	2200      	movs	r2, #0
 8000dee:	490f      	ldr	r1, [pc, #60]	; (8000e2c <HAL_UART_RxCpltCallback+0x9c>)
 8000df0:	f004 fc06 	bl	8005600 <xQueueGenericSendFromISR>
		}
	}

	// If data is \n then notify the cmd_task
	if(user_data == '\r'){
 8000df4:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <HAL_UART_RxCpltCallback+0x9c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b0d      	cmp	r3, #13
 8000dfc:	d10a      	bne.n	8000e14 <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(cmd_task_handle, 0, eNoAction, NULL);
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <HAL_UART_RxCpltCallback+0xa0>)
 8000e00:	6818      	ldr	r0, [r3, #0]
 8000e02:	2300      	movs	r3, #0
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	2300      	movs	r3, #0
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f006 f8fe 	bl	8007010 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000e14:	2201      	movs	r2, #1
 8000e16:	4905      	ldr	r1, [pc, #20]	; (8000e2c <HAL_UART_RxCpltCallback+0x9c>)
 8000e18:	4806      	ldr	r0, [pc, #24]	; (8000e34 <HAL_UART_RxCpltCallback+0xa4>)
 8000e1a:	f003 f9a4 	bl	8004166 <HAL_UART_Receive_IT>


}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000114 	.word	0x20000114
 8000e2c:	2000012c 	.word	0x2000012c
 8000e30:	20000104 	.word	0x20000104
 8000e34:	200000bc 	.word	0x200000bc

08000e38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d101      	bne.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e4a:	f000 fe7b 	bl	8001b44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40001000 	.word	0x40001000

08000e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e60:	b672      	cpsid	i
}
 8000e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <Error_Handler+0x8>
	...

08000e68 <show_time_date>:
 */

#include "main.h"


void show_time_date(void){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08c      	sub	sp, #48	; 0x30
 8000e6c:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char* date = showdate;
	static char* time = showtime;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8000e6e:	f107 0318 	add.w	r3, r7, #24
 8000e72:	2204      	movs	r2, #4
 8000e74:	2100      	movs	r1, #0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f007 fa2c 	bl	80082d4 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2214      	movs	r2, #20
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f007 fa26 	bl	80082d4 <memset>

	// Get the RTC Current Date and Time
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8000e88:	f107 0318 	add.w	r3, r7, #24
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4820      	ldr	r0, [pc, #128]	; (8000f14 <show_time_date+0xac>)
 8000e92:	f002 fccf 	bl	8003834 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	481d      	ldr	r0, [pc, #116]	; (8000f14 <show_time_date+0xac>)
 8000e9e:	f002 fbe7 	bl	8003670 <HAL_RTC_GetTime>

	char* format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d101      	bne.n	8000eac <show_time_date+0x44>
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <show_time_date+0xb0>)
 8000eaa:	e000      	b.n	8000eae <show_time_date+0x46>
 8000eac:	4b1b      	ldr	r3, [pc, #108]	; (8000f1c <show_time_date+0xb4>)
 8000eae:	61fb      	str	r3, [r7, #28]

	// Display time Format : hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s: \t%02d:%02d:%02d [%s]", "\nCurrent Time&Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 8000eb0:	793b      	ldrb	r3, [r7, #4]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	797b      	ldrb	r3, [r7, #5]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	79bb      	ldrb	r3, [r7, #6]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	9302      	str	r3, [sp, #8]
 8000ec0:	9101      	str	r1, [sp, #4]
 8000ec2:	9200      	str	r2, [sp, #0]
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a16      	ldr	r2, [pc, #88]	; (8000f20 <show_time_date+0xb8>)
 8000ec8:	4916      	ldr	r1, [pc, #88]	; (8000f24 <show_time_date+0xbc>)
 8000eca:	4817      	ldr	r0, [pc, #92]	; (8000f28 <show_time_date+0xc0>)
 8000ecc:	f007 f9e2 	bl	8008294 <siprintf>
	xQueueSend(q_print_handle, &time, portMAX_DELAY);
 8000ed0:	4b16      	ldr	r3, [pc, #88]	; (8000f2c <show_time_date+0xc4>)
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000eda:	4915      	ldr	r1, [pc, #84]	; (8000f30 <show_time_date+0xc8>)
 8000edc:	f004 fa92 	bl	8005404 <xQueueGenericSend>

	//Display Date Format : date-month-year
	sprintf((char*)showdate, "\t%02d-%02d-%02d\n", rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 8000ee0:	7e7b      	ldrb	r3, [r7, #25]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	7ebb      	ldrb	r3, [r7, #26]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	7efb      	ldrb	r3, [r7, #27]
 8000eea:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4910      	ldr	r1, [pc, #64]	; (8000f34 <show_time_date+0xcc>)
 8000ef4:	4810      	ldr	r0, [pc, #64]	; (8000f38 <show_time_date+0xd0>)
 8000ef6:	f007 f9cd 	bl	8008294 <siprintf>
	xQueueSend(q_print_handle, &date, portMAX_DELAY);
 8000efa:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <show_time_date+0xc4>)
 8000efc:	6818      	ldr	r0, [r3, #0]
 8000efe:	2300      	movs	r3, #0
 8000f00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f04:	490d      	ldr	r1, [pc, #52]	; (8000f3c <show_time_date+0xd4>)
 8000f06:	f004 fa7d 	bl	8005404 <xQueueGenericSend>



}
 8000f0a:	bf00      	nop
 8000f0c:	3720      	adds	r7, #32
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000009c 	.word	0x2000009c
 8000f18:	08008c3c 	.word	0x08008c3c
 8000f1c:	08008c40 	.word	0x08008c40
 8000f20:	08008c44 	.word	0x08008c44
 8000f24:	08008c58 	.word	0x08008c58
 8000f28:	20000130 	.word	0x20000130
 8000f2c:	20000118 	.word	0x20000118
 8000f30:	20000008 	.word	0x20000008
 8000f34:	08008c74 	.word	0x08008c74
 8000f38:	20000158 	.word	0x20000158
 8000f3c:	2000000c 	.word	0x2000000c

08000f40 <rtc_configure_time>:



void rtc_configure_time(RTC_TimeTypeDef* time){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]

	time->TimeFormat = RTC_HOURFORMAT12_AM;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	6879      	ldr	r1, [r7, #4]
 8000f52:	4803      	ldr	r0, [pc, #12]	; (8000f60 <rtc_configure_time+0x20>)
 8000f54:	f002 faf2 	bl	800353c <HAL_RTC_SetTime>

}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	2000009c 	.word	0x2000009c

08000f64 <rtc_configure_date>:


void rtc_configure_date(RTC_DateTypeDef* date){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <rtc_configure_date+0x1c>)
 8000f72:	f002 fbdb 	bl	800372c <HAL_RTC_SetDate>

}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000009c 	.word	0x2000009c

08000f84 <validate_rtc_information>:

int validate_rtc_information(RTC_TimeTypeDef* time, RTC_DateTypeDef* date){
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
		if(time){
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00d      	beq.n	8000fb0 <validate_rtc_information+0x2c>
			if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59)){
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b0c      	cmp	r3, #12
 8000f9a:	d807      	bhi.n	8000fac <validate_rtc_information+0x28>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	785b      	ldrb	r3, [r3, #1]
 8000fa0:	2b3b      	cmp	r3, #59	; 0x3b
 8000fa2:	d803      	bhi.n	8000fac <validate_rtc_information+0x28>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	789b      	ldrb	r3, [r3, #2]
 8000fa8:	2b3b      	cmp	r3, #59	; 0x3b
 8000faa:	d901      	bls.n	8000fb0 <validate_rtc_information+0x2c>
				return 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	e015      	b.n	8000fdc <validate_rtc_information+0x58>
			}
		}

		if(date){
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d011      	beq.n	8000fda <validate_rtc_information+0x56>
			if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12)){
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	789b      	ldrb	r3, [r3, #2]
 8000fba:	2b1f      	cmp	r3, #31
 8000fbc:	d80b      	bhi.n	8000fd6 <validate_rtc_information+0x52>
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b07      	cmp	r3, #7
 8000fc4:	d807      	bhi.n	8000fd6 <validate_rtc_information+0x52>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	78db      	ldrb	r3, [r3, #3]
 8000fca:	2b63      	cmp	r3, #99	; 0x63
 8000fcc:	d803      	bhi.n	8000fd6 <validate_rtc_information+0x52>
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	785b      	ldrb	r3, [r3, #1]
 8000fd2:	2b0c      	cmp	r3, #12
 8000fd4:	d901      	bls.n	8000fda <validate_rtc_information+0x56>
				return 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e000      	b.n	8000fdc <validate_rtc_information+0x58>
			}
		}

		return 1;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <HAL_MspInit+0x4c>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff6:	4a0f      	ldr	r2, [pc, #60]	; (8001034 <HAL_MspInit+0x4c>)
 8000ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <HAL_MspInit+0x4c>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <HAL_MspInit+0x4c>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001012:	4a08      	ldr	r2, [pc, #32]	; (8001034 <HAL_MspInit+0x4c>)
 8001014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001018:	6413      	str	r3, [r2, #64]	; 0x40
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <HAL_MspInit+0x4c>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001022:	603b      	str	r3, [r7, #0]
 8001024:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40023800 	.word	0x40023800

08001038 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b09a      	sub	sp, #104	; 0x68
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	225c      	movs	r2, #92	; 0x5c
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f007 f943 	bl	80082d4 <memset>
  if(hrtc->Instance==RTC)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a0c      	ldr	r2, [pc, #48]	; (8001084 <HAL_RTC_MspInit+0x4c>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d111      	bne.n	800107c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001058:	2320      	movs	r3, #32
 800105a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800105c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001060:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001062:	f107 030c 	add.w	r3, r7, #12
 8001066:	4618      	mov	r0, r3
 8001068:	f001 f9fa 	bl	8002460 <HAL_RCCEx_PeriphCLKConfig>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001072:	f7ff fef3 	bl	8000e5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001076:	4b04      	ldr	r3, [pc, #16]	; (8001088 <HAL_RTC_MspInit+0x50>)
 8001078:	2201      	movs	r2, #1
 800107a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800107c:	bf00      	nop
 800107e:	3768      	adds	r7, #104	; 0x68
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40002800 	.word	0x40002800
 8001088:	42470e3c 	.word	0x42470e3c

0800108c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a1d      	ldr	r2, [pc, #116]	; (8001120 <HAL_UART_MspInit+0x94>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d133      	bne.n	8001116 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010bc:	6413      	str	r3, [r2, #64]	; 0x40
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a14      	ldr	r2, [pc, #80]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_UART_MspInit+0x98>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010e6:	230c      	movs	r3, #12
 80010e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010f6:	2307      	movs	r3, #7
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4619      	mov	r1, r3
 8001100:	4809      	ldr	r0, [pc, #36]	; (8001128 <HAL_UART_MspInit+0x9c>)
 8001102:	f000 feb3 	bl	8001e6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2106      	movs	r1, #6
 800110a:	2026      	movs	r0, #38	; 0x26
 800110c:	f000 fdf2 	bl	8001cf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001110:	2026      	movs	r0, #38	; 0x26
 8001112:	f000 fe0b 	bl	8001d2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001116:	bf00      	nop
 8001118:	3728      	adds	r7, #40	; 0x28
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40004400 	.word	0x40004400
 8001124:	40023800 	.word	0x40023800
 8001128:	40020000 	.word	0x40020000

0800112c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08e      	sub	sp, #56	; 0x38
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001134:	2300      	movs	r3, #0
 8001136:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	4b33      	ldr	r3, [pc, #204]	; (8001210 <HAL_InitTick+0xe4>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	4a32      	ldr	r2, [pc, #200]	; (8001210 <HAL_InitTick+0xe4>)
 8001146:	f043 0310 	orr.w	r3, r3, #16
 800114a:	6413      	str	r3, [r2, #64]	; 0x40
 800114c:	4b30      	ldr	r3, [pc, #192]	; (8001210 <HAL_InitTick+0xe4>)
 800114e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001150:	f003 0310 	and.w	r3, r3, #16
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001158:	f107 0210 	add.w	r2, r7, #16
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f001 f94a 	bl	80023fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001168:	6a3b      	ldr	r3, [r7, #32]
 800116a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800116c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116e:	2b00      	cmp	r3, #0
 8001170:	d103      	bne.n	800117a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001172:	f001 f91b 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 8001176:	6378      	str	r0, [r7, #52]	; 0x34
 8001178:	e004      	b.n	8001184 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800117a:	f001 f917 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 800117e:	4603      	mov	r3, r0
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001186:	4a23      	ldr	r2, [pc, #140]	; (8001214 <HAL_InitTick+0xe8>)
 8001188:	fba2 2303 	umull	r2, r3, r2, r3
 800118c:	0c9b      	lsrs	r3, r3, #18
 800118e:	3b01      	subs	r3, #1
 8001190:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001192:	4b21      	ldr	r3, [pc, #132]	; (8001218 <HAL_InitTick+0xec>)
 8001194:	4a21      	ldr	r2, [pc, #132]	; (800121c <HAL_InitTick+0xf0>)
 8001196:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001198:	4b1f      	ldr	r3, [pc, #124]	; (8001218 <HAL_InitTick+0xec>)
 800119a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800119e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80011a0:	4a1d      	ldr	r2, [pc, #116]	; (8001218 <HAL_InitTick+0xec>)
 80011a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011a4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80011a6:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <HAL_InitTick+0xec>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ac:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <HAL_InitTick+0xec>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <HAL_InitTick+0xec>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80011b8:	4817      	ldr	r0, [pc, #92]	; (8001218 <HAL_InitTick+0xec>)
 80011ba:	f002 fc47 	bl	8003a4c <HAL_TIM_Base_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80011c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d11b      	bne.n	8001204 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80011cc:	4812      	ldr	r0, [pc, #72]	; (8001218 <HAL_InitTick+0xec>)
 80011ce:	f002 fc97 	bl	8003b00 <HAL_TIM_Base_Start_IT>
 80011d2:	4603      	mov	r3, r0
 80011d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80011d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d111      	bne.n	8001204 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011e0:	2036      	movs	r0, #54	; 0x36
 80011e2:	f000 fda3 	bl	8001d2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b0f      	cmp	r3, #15
 80011ea:	d808      	bhi.n	80011fe <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80011ec:	2200      	movs	r2, #0
 80011ee:	6879      	ldr	r1, [r7, #4]
 80011f0:	2036      	movs	r0, #54	; 0x36
 80011f2:	f000 fd7f 	bl	8001cf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011f6:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <HAL_InitTick+0xf4>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6013      	str	r3, [r2, #0]
 80011fc:	e002      	b.n	8001204 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001204:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001208:	4618      	mov	r0, r3
 800120a:	3738      	adds	r7, #56	; 0x38
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	40023800 	.word	0x40023800
 8001214:	431bde83 	.word	0x431bde83
 8001218:	20000180 	.word	0x20000180
 800121c:	40001000 	.word	0x40001000
 8001220:	20000018 	.word	0x20000018

08001224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <NMI_Handler+0x4>

0800122a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <HardFault_Handler+0x4>

08001230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001234:	e7fe      	b.n	8001234 <MemManage_Handler+0x4>

08001236 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800123a:	e7fe      	b.n	800123a <BusFault_Handler+0x4>

0800123c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001240:	e7fe      	b.n	8001240 <UsageFault_Handler+0x4>

08001242 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001242:	b480      	push	{r7}
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <USART2_IRQHandler+0x10>)
 8001256:	f002 ffb7 	bl	80041c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200000bc 	.word	0x200000bc

08001264 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001268:	4802      	ldr	r0, [pc, #8]	; (8001274 <TIM6_DAC_IRQHandler+0x10>)
 800126a:	f002 fcb9 	bl	8003be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000180 	.word	0x20000180

08001278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001280:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <_sbrk+0x5c>)
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <_sbrk+0x60>)
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d102      	bne.n	800129a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <_sbrk+0x64>)
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <_sbrk+0x68>)
 8001298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d207      	bcs.n	80012b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a8:	f007 f81c 	bl	80082e4 <__errno>
 80012ac:	4603      	mov	r3, r0
 80012ae:	220c      	movs	r2, #12
 80012b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012b6:	e009      	b.n	80012cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	4a05      	ldr	r2, [pc, #20]	; (80012dc <_sbrk+0x64>)
 80012c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ca:	68fb      	ldr	r3, [r7, #12]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20020000 	.word	0x20020000
 80012d8:	00000400 	.word	0x00000400
 80012dc:	200001c8 	.word	0x200001c8
 80012e0:	200130c0 	.word	0x200130c0

080012e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <SystemInit+0x20>)
 80012ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ee:	4a05      	ldr	r2, [pc, #20]	; (8001304 <SystemInit+0x20>)
 80012f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <menu_task_handler>:
void process_command(command_t* cmd);

const char* msg_inv = "//////Invalid Option//////\n";


void menu_task_handler(void* param){
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af02      	add	r7, sp, #8
 800130e:	6078      	str	r0, [r7, #4]

	uint32_t cmd_addr;
	command_t* cmd;
	int option;
	const char* msg_menu =  "  ==================  \n"
 8001310:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <menu_task_handler+0xd0>)
 8001312:	60bb      	str	r3, [r7, #8]
							"Exit          ----> 2\n"
							"Enter your choice here: ";

	while(1){
		// Send message to the menu
		xQueueSend(q_print_handle, &msg_menu, portMAX_DELAY);
 8001314:	4b31      	ldr	r3, [pc, #196]	; (80013dc <menu_task_handler+0xd4>)
 8001316:	6818      	ldr	r0, [r3, #0]
 8001318:	f107 0108 	add.w	r1, r7, #8
 800131c:	2300      	movs	r3, #0
 800131e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001322:	f004 f86f 	bl	8005404 <xQueueGenericSend>

		// Wait for a response and put it into the cmd_addr
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800132e:	9200      	str	r2, [sp, #0]
 8001330:	2200      	movs	r2, #0
 8001332:	2100      	movs	r1, #0
 8001334:	2000      	movs	r0, #0
 8001336:	f005 fcc9 	bl	8006ccc <xTaskGenericNotifyWait>

		// Cast it to a command_t pointer and assign the address to cmd
		cmd = (command_t*)cmd_addr;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	617b      	str	r3, [r7, #20]

		// Ensure the cmd is a valid entry of length 1. Valid Commands: 0, 1, or 2
		if(cmd->len == 1){
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	7a9b      	ldrb	r3, [r3, #10]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d133      	bne.n	80013ae <menu_task_handler+0xa6>

			// Convert the ASCI to number by subtracting 48
			option = cmd->payload[0] - 48;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	3b30      	subs	r3, #48	; 0x30
 800134c:	613b      	str	r3, [r7, #16]

			switch(option){
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b02      	cmp	r3, #2
 8001352:	d035      	beq.n	80013c0 <menu_task_handler+0xb8>
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	2b02      	cmp	r3, #2
 8001358:	dc20      	bgt.n	800139c <menu_task_handler+0x94>
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <menu_task_handler+0x60>
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d00d      	beq.n	8001382 <menu_task_handler+0x7a>
 8001366:	e019      	b.n	800139c <menu_task_handler+0x94>
				case 0:
					// Led Effects
					curr_state = sLedEffect;
 8001368:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <menu_task_handler+0xd8>)
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
					xTaskNotify(led_task_handle, 0, eNoAction);
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <menu_task_handler+0xdc>)
 8001370:	6818      	ldr	r0, [r3, #0]
 8001372:	2300      	movs	r3, #0
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2300      	movs	r3, #0
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	f005 fd26 	bl	8006dcc <xTaskGenericNotify>
					break;
 8001380:	e01f      	b.n	80013c2 <menu_task_handler+0xba>
				case 1:
					// RTC Menu
					curr_state = sRtcMenu;
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <menu_task_handler+0xd8>)
 8001384:	2202      	movs	r2, #2
 8001386:	701a      	strb	r2, [r3, #0]
					xTaskNotify(rtc_task_handle, 0, eNoAction);
 8001388:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <menu_task_handler+0xe0>)
 800138a:	6818      	ldr	r0, [r3, #0]
 800138c:	2300      	movs	r3, #0
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2300      	movs	r3, #0
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	f005 fd19 	bl	8006dcc <xTaskGenericNotify>
					break;
 800139a:	e012      	b.n	80013c2 <menu_task_handler+0xba>
				case 2:
					// TODO: Exit

					break;
				default:
					xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 800139c:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <menu_task_handler+0xd4>)
 800139e:	6818      	ldr	r0, [r3, #0]
 80013a0:	2300      	movs	r3, #0
 80013a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013a6:	4911      	ldr	r1, [pc, #68]	; (80013ec <menu_task_handler+0xe4>)
 80013a8:	f004 f82c 	bl	8005404 <xQueueGenericSend>
					continue;
 80013ac:	e012      	b.n	80013d4 <menu_task_handler+0xcc>
			}

		}else{

			// Invalid Entry
			xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <menu_task_handler+0xd4>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	2300      	movs	r3, #0
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013b8:	490c      	ldr	r1, [pc, #48]	; (80013ec <menu_task_handler+0xe4>)
 80013ba:	f004 f823 	bl	8005404 <xQueueGenericSend>
			continue;
 80013be:	e009      	b.n	80013d4 <menu_task_handler+0xcc>
					break;
 80013c0:	bf00      	nop

		}

		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2300      	movs	r3, #0
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	2000      	movs	r0, #0
 80013d0:	f005 fc7c 	bl	8006ccc <xTaskGenericNotifyWait>
		xQueueSend(q_print_handle, &msg_menu, portMAX_DELAY);
 80013d4:	e79e      	b.n	8001314 <menu_task_handler+0xc>
 80013d6:	bf00      	nop
 80013d8:	08008ca4 	.word	0x08008ca4
 80013dc:	20000118 	.word	0x20000118
 80013e0:	2000012d 	.word	0x2000012d
 80013e4:	2000010c 	.word	0x2000010c
 80013e8:	20000110 	.word	0x20000110
 80013ec:	20000014 	.word	0x20000014

080013f0 <cmd_task_handler>:

	}
}


void cmd_task_handler(void* param){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af02      	add	r7, sp, #8
 80013f6:	6078      	str	r0, [r7, #4]
	command_t command;

	while(1){

		// Notify wait until notification
		returnedVal = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2300      	movs	r3, #0
 8001400:	2200      	movs	r2, #0
 8001402:	2100      	movs	r1, #0
 8001404:	2000      	movs	r0, #0
 8001406:	f005 fc61 	bl	8006ccc <xTaskGenericNotifyWait>
 800140a:	6178      	str	r0, [r7, #20]
		// Process the user data(command) stored in input data queue
		if(returnedVal == pdTRUE){
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d1f2      	bne.n	80013f8 <cmd_task_handler+0x8>
			process_command(&command);
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	4618      	mov	r0, r3
 8001418:	f000 f802 	bl	8001420 <process_command>
		returnedVal = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800141c:	e7ec      	b.n	80013f8 <cmd_task_handler+0x8>
	...

08001420 <process_command>:
		// Notify the command to relevant task
	}
}

// Helper function for Command
void process_command(command_t* cmd){
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af02      	add	r7, sp, #8
 8001426:	6078      	str	r0, [r7, #4]

	extract_command(cmd);
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f000 f835 	bl	8001498 <extract_command>

	switch(curr_state){
 800142e:	4b16      	ldr	r3, [pc, #88]	; (8001488 <process_command+0x68>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b05      	cmp	r3, #5
 8001434:	dc24      	bgt.n	8001480 <process_command+0x60>
 8001436:	2b02      	cmp	r3, #2
 8001438:	da18      	bge.n	800146c <process_command+0x4c>
 800143a:	2b00      	cmp	r3, #0
 800143c:	d002      	beq.n	8001444 <process_command+0x24>
 800143e:	2b01      	cmp	r3, #1
 8001440:	d00a      	beq.n	8001458 <process_command+0x38>
		case sRtcDateConfig:
		case sRtcReport:
			xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
			break;
	}
}
 8001442:	e01d      	b.n	8001480 <process_command+0x60>
			xTaskNotify(menu_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001444:	4b11      	ldr	r3, [pc, #68]	; (800148c <process_command+0x6c>)
 8001446:	6818      	ldr	r0, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	2300      	movs	r3, #0
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2303      	movs	r3, #3
 8001450:	2100      	movs	r1, #0
 8001452:	f005 fcbb 	bl	8006dcc <xTaskGenericNotify>
			break;
 8001456:	e013      	b.n	8001480 <process_command+0x60>
			xTaskNotify(led_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001458:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <process_command+0x70>)
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	2300      	movs	r3, #0
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	2303      	movs	r3, #3
 8001464:	2100      	movs	r1, #0
 8001466:	f005 fcb1 	bl	8006dcc <xTaskGenericNotify>
			break;
 800146a:	e009      	b.n	8001480 <process_command+0x60>
			xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <process_command+0x74>)
 800146e:	6818      	ldr	r0, [r3, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	2300      	movs	r3, #0
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2303      	movs	r3, #3
 8001478:	2100      	movs	r1, #0
 800147a:	f005 fca7 	bl	8006dcc <xTaskGenericNotify>
			break;
 800147e:	bf00      	nop
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	2000012d 	.word	0x2000012d
 800148c:	20000100 	.word	0x20000100
 8001490:	2000010c 	.word	0x2000010c
 8001494:	20000110 	.word	0x20000110

08001498 <extract_command>:

// Helper Function for Process_Command
int extract_command(command_t* cmd){
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	status = uxQueueMessagesWaiting(q_data_handle);
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <extract_command+0x70>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f004 fad4 	bl	8005a52 <uxQueueMessagesWaiting>
 80014aa:	4603      	mov	r3, r0
 80014ac:	613b      	str	r3, [r7, #16]
	if(!status) return -1;
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d102      	bne.n	80014ba <extract_command+0x22>
 80014b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014b8:	e022      	b.n	8001500 <extract_command+0x68>
	uint8_t i = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	75fb      	strb	r3, [r7, #23]

	do{
		status = xQueueReceive(q_data_handle, &item, 0);
 80014be:	4b12      	ldr	r3, [pc, #72]	; (8001508 <extract_command+0x70>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f107 010f 	add.w	r1, r7, #15
 80014c6:	2200      	movs	r2, #0
 80014c8:	4618      	mov	r0, r3
 80014ca:	f004 f94b 	bl	8005764 <xQueueReceive>
 80014ce:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE) cmd->payload[i++] = item;
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d106      	bne.n	80014e4 <extract_command+0x4c>
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	75fa      	strb	r2, [r7, #23]
 80014dc:	461a      	mov	r2, r3
 80014de:	7bf9      	ldrb	r1, [r7, #15]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	5499      	strb	r1, [r3, r2]
	}while(item != '\r');
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	2b0d      	cmp	r3, #13
 80014e8:	d1e9      	bne.n	80014be <extract_command+0x26>

	cmd->payload[i-1] = '\0';
 80014ea:	7dfb      	ldrb	r3, [r7, #23]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	2100      	movs	r1, #0
 80014f2:	54d1      	strb	r1, [r2, r3]
	cmd->len = i-1;
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	729a      	strb	r2, [r3, #10]

	return 0;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000114 	.word	0x20000114

0800150c <print_task_handler>:


void print_task_handler(void* param){
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

	uint32_t* msg;
	while(1){
		xQueueReceive(q_print_handle, &msg, portMAX_DELAY);
 8001514:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <print_task_handler+0x38>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f107 010c 	add.w	r1, r7, #12
 800151c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001520:	4618      	mov	r0, r3
 8001522:	f004 f91f 	bl	8005764 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg), HAL_MAX_DELAY);
 8001526:	68fc      	ldr	r4, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fe7a 	bl	8000224 <strlen>
 8001530:	4603      	mov	r3, r0
 8001532:	b29a      	uxth	r2, r3
 8001534:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001538:	4621      	mov	r1, r4
 800153a:	4803      	ldr	r0, [pc, #12]	; (8001548 <print_task_handler+0x3c>)
 800153c:	f002 fd81 	bl	8004042 <HAL_UART_Transmit>
		xQueueReceive(q_print_handle, &msg, portMAX_DELAY);
 8001540:	e7e8      	b.n	8001514 <print_task_handler+0x8>
 8001542:	bf00      	nop
 8001544:	20000118 	.word	0x20000118
 8001548:	200000bc 	.word	0x200000bc

0800154c <led_task_handler>:

	}
}

void led_task_handler(void* param){
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af02      	add	r7, sp, #8
 8001552:	6078      	str	r0, [r7, #4]

	uint32_t cmd_addr;
	command_t* cmd;
	const char* msg_led = "  =================== \n"
 8001554:	4b3e      	ldr	r3, [pc, #248]	; (8001650 <led_task_handler+0x104>)
 8001556:	60fb      	str	r3, [r7, #12]
							"Enter your choice here: ";

	while(1){

		// TODO: Wait for notification (Notify Wait)
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001558:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2300      	movs	r3, #0
 8001560:	2200      	movs	r2, #0
 8001562:	2100      	movs	r1, #0
 8001564:	2000      	movs	r0, #0
 8001566:	f005 fbb1 	bl	8006ccc <xTaskGenericNotifyWait>

		// TODO: Print LED menu
		xQueueSend(q_print_handle, &msg_led, portMAX_DELAY);
 800156a:	4b3a      	ldr	r3, [pc, #232]	; (8001654 <led_task_handler+0x108>)
 800156c:	6818      	ldr	r0, [r3, #0]
 800156e:	f107 010c 	add.w	r1, r7, #12
 8001572:	2300      	movs	r3, #0
 8001574:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001578:	f003 ff44 	bl	8005404 <xQueueGenericSend>

		// TODO: wait for LED commands (Notify Wait)
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001584:	9200      	str	r2, [sp, #0]
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2000      	movs	r0, #0
 800158c:	f005 fb9e 	bl	8006ccc <xTaskGenericNotifyWait>

		cmd = (command_t*)cmd_addr;
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	617b      	str	r3, [r7, #20]

		if(cmd->len <= 4){
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	7a9b      	ldrb	r3, [r3, #10]
 8001598:	2b04      	cmp	r3, #4
 800159a:	d843      	bhi.n	8001624 <led_task_handler+0xd8>
			if(! strcmp((char*)cmd->payload, "none")){
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	492e      	ldr	r1, [pc, #184]	; (8001658 <led_task_handler+0x10c>)
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe fe35 	bl	8000210 <strcmp>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d102      	bne.n	80015b2 <led_task_handler+0x66>
				led_effect_stop();
 80015ac:	f7ff f816 	bl	80005dc <led_effect_stop>
 80015b0:	e040      	b.n	8001634 <led_task_handler+0xe8>
			}else if(! strcmp((char*)cmd->payload, "e1")){
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	4929      	ldr	r1, [pc, #164]	; (800165c <led_task_handler+0x110>)
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe fe2a 	bl	8000210 <strcmp>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d103      	bne.n	80015ca <led_task_handler+0x7e>
				led_effect(1);
 80015c2:	2001      	movs	r0, #1
 80015c4:	f7ff f82a 	bl	800061c <led_effect>
 80015c8:	e034      	b.n	8001634 <led_task_handler+0xe8>
			}else if(! strcmp((char*)cmd->payload, "e2")){
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	4924      	ldr	r1, [pc, #144]	; (8001660 <led_task_handler+0x114>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe fe1e 	bl	8000210 <strcmp>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d103      	bne.n	80015e2 <led_task_handler+0x96>
				led_effect(2);
 80015da:	2002      	movs	r0, #2
 80015dc:	f7ff f81e 	bl	800061c <led_effect>
 80015e0:	e028      	b.n	8001634 <led_task_handler+0xe8>
			}else if(! strcmp((char*)cmd->payload, "e3")){
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	491f      	ldr	r1, [pc, #124]	; (8001664 <led_task_handler+0x118>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe fe12 	bl	8000210 <strcmp>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d103      	bne.n	80015fa <led_task_handler+0xae>
				led_effect(3);
 80015f2:	2003      	movs	r0, #3
 80015f4:	f7ff f812 	bl	800061c <led_effect>
 80015f8:	e01c      	b.n	8001634 <led_task_handler+0xe8>
			}else if(! strcmp((char*)cmd->payload, "e4")){
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	491a      	ldr	r1, [pc, #104]	; (8001668 <led_task_handler+0x11c>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f7fe fe06 	bl	8000210 <strcmp>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d103      	bne.n	8001612 <led_task_handler+0xc6>
				led_effect(4);
 800160a:	2004      	movs	r0, #4
 800160c:	f7ff f806 	bl	800061c <led_effect>
 8001610:	e010      	b.n	8001634 <led_task_handler+0xe8>
			}else{
				xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 8001612:	4b10      	ldr	r3, [pc, #64]	; (8001654 <led_task_handler+0x108>)
 8001614:	6818      	ldr	r0, [r3, #0]
 8001616:	2300      	movs	r3, #0
 8001618:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800161c:	4913      	ldr	r1, [pc, #76]	; (800166c <led_task_handler+0x120>)
 800161e:	f003 fef1 	bl	8005404 <xQueueGenericSend>
 8001622:	e007      	b.n	8001634 <led_task_handler+0xe8>
			}
		}else{
			// TODO: print Invalid Message
			xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 8001624:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <led_task_handler+0x108>)
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	2300      	movs	r3, #0
 800162a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800162e:	490f      	ldr	r1, [pc, #60]	; (800166c <led_task_handler+0x120>)
 8001630:	f003 fee8 	bl	8005404 <xQueueGenericSend>
		}

		// TODO: update state variable
		curr_state = sMainMenu;
 8001634:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <led_task_handler+0x124>)
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]

		// TODO: Notify menu task
		xTaskNotify(menu_task_handle, 0, eNoAction);
 800163a:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <led_task_handler+0x128>)
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	2300      	movs	r3, #0
 8001640:	9300      	str	r3, [sp, #0]
 8001642:	2300      	movs	r3, #0
 8001644:	2200      	movs	r2, #0
 8001646:	2100      	movs	r1, #0
 8001648:	f005 fbc0 	bl	8006dcc <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800164c:	e784      	b.n	8001558 <led_task_handler+0xc>
 800164e:	bf00      	nop
 8001650:	08008d44 	.word	0x08008d44
 8001654:	20000118 	.word	0x20000118
 8001658:	08008db8 	.word	0x08008db8
 800165c:	08008dc0 	.word	0x08008dc0
 8001660:	08008dc4 	.word	0x08008dc4
 8001664:	08008dc8 	.word	0x08008dc8
 8001668:	08008dcc 	.word	0x08008dcc
 800166c:	20000014 	.word	0x20000014
 8001670:	2000012d 	.word	0x2000012d
 8001674:	20000100 	.word	0x20000100

08001678 <getnumber>:
	}
}


// Helper function
uint8_t getnumber(uint8_t* p, int len){
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
	int value;

	if(len > 1){
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	dd0e      	ble.n	80016a6 <getnumber+0x2e>
		value =  ((p[0] * 10) + (p[1] - 48));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	4613      	mov	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	461a      	mov	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3301      	adds	r3, #1
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	3b30      	subs	r3, #48	; 0x30
 80016a0:	4413      	add	r3, r2
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	e003      	b.n	80016ae <getnumber+0x36>
	}else{
		value = p[0] - 48;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	3b30      	subs	r3, #48	; 0x30
 80016ac:	60fb      	str	r3, [r7, #12]
	}

	return value;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	b2db      	uxtb	r3, r3
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <rtc_task_handler>:

void rtc_task_handler(void* param){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09a      	sub	sp, #104	; 0x68
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	6078      	str	r0, [r7, #4]

	const char* msg_rtc_banner =
 80016c8:	4bb3      	ldr	r3, [pc, #716]	; (8001998 <rtc_task_handler+0x2d8>)
 80016ca:	64fb      	str	r3, [r7, #76]	; 0x4c
			"  ==================  \n"
			"||        RTC       ||\n"
			"  ==================  \n";
	const char* msg_rtc_choices =
 80016cc:	4bb3      	ldr	r3, [pc, #716]	; (800199c <rtc_task_handler+0x2dc>)
 80016ce:	64bb      	str	r3, [r7, #72]	; 0x48
			"Configure Date  ---> 1\n"
			"Enable Reporting---> 2\n"
			"Exit            ---> 3\n"
			"Enter your choice here: ";

	const char* msg_rtc_hh = "Enter Hour (1-12): ";
 80016d0:	4bb3      	ldr	r3, [pc, #716]	; (80019a0 <rtc_task_handler+0x2e0>)
 80016d2:	647b      	str	r3, [r7, #68]	; 0x44
	const char* msg_rtc_mm = "Enter Minutes (0-59): ";
 80016d4:	4bb3      	ldr	r3, [pc, #716]	; (80019a4 <rtc_task_handler+0x2e4>)
 80016d6:	643b      	str	r3, [r7, #64]	; 0x40
	const char* msg_rtc_ss = "Enter Seconds (0-59): ";
 80016d8:	4bb3      	ldr	r3, [pc, #716]	; (80019a8 <rtc_task_handler+0x2e8>)
 80016da:	63fb      	str	r3, [r7, #60]	; 0x3c

	const char* msg_rtc_dd = "Enter Date (1-31): ";
 80016dc:	4bb3      	ldr	r3, [pc, #716]	; (80019ac <rtc_task_handler+0x2ec>)
 80016de:	63bb      	str	r3, [r7, #56]	; 0x38
	const char* msg_rtc_mo = "Enter Month (1-12): ";
 80016e0:	4bb3      	ldr	r3, [pc, #716]	; (80019b0 <rtc_task_handler+0x2f0>)
 80016e2:	637b      	str	r3, [r7, #52]	; 0x34
	const char* msg_rtc_dow = "Enter Day (1-7 Sun:1): ";
 80016e4:	4bb3      	ldr	r3, [pc, #716]	; (80019b4 <rtc_task_handler+0x2f4>)
 80016e6:	633b      	str	r3, [r7, #48]	; 0x30
	const char* msg_rtc_yr = "Enter Year (0-99): ";
 80016e8:	4bb3      	ldr	r3, [pc, #716]	; (80019b8 <rtc_task_handler+0x2f8>)
 80016ea:	62fb      	str	r3, [r7, #44]	; 0x2c

	const char* msg_conf = "Configuration Successful\n";
 80016ec:	4bb3      	ldr	r3, [pc, #716]	; (80019bc <rtc_task_handler+0x2fc>)
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
	const char* msg_rtc_report = "Enable Time & Date Reporting (y/n)?: ";
 80016f0:	4bb3      	ldr	r3, [pc, #716]	; (80019c0 <rtc_task_handler+0x300>)
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
	RTC_DateTypeDef date;

	while(1){

		//TODO: Notify Wait until Task is notified
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80016f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2300      	movs	r3, #0
 80016fc:	2200      	movs	r2, #0
 80016fe:	2100      	movs	r1, #0
 8001700:	2000      	movs	r0, #0
 8001702:	f005 fae3 	bl	8006ccc <xTaskGenericNotifyWait>

		//TODO: Print the RTC menu and show current date and time information
		xQueueSend(q_print_handle, &msg_rtc_banner, portMAX_DELAY);
 8001706:	4baf      	ldr	r3, [pc, #700]	; (80019c4 <rtc_task_handler+0x304>)
 8001708:	6818      	ldr	r0, [r3, #0]
 800170a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800170e:	2300      	movs	r3, #0
 8001710:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001714:	f003 fe76 	bl	8005404 <xQueueGenericSend>
		show_time_date();
 8001718:	f7ff fba6 	bl	8000e68 <show_time_date>
		xQueueSend(q_print_handle, &msg_rtc_choices, portMAX_DELAY);
 800171c:	4ba9      	ldr	r3, [pc, #676]	; (80019c4 <rtc_task_handler+0x304>)
 800171e:	6818      	ldr	r0, [r3, #0]
 8001720:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001724:	2300      	movs	r3, #0
 8001726:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800172a:	f003 fe6b 	bl	8005404 <xQueueGenericSend>


		while(curr_state != sMainMenu){
 800172e:	e1a4      	b.n	8001a7a <rtc_task_handler+0x3ba>

			//TODO: Notify Wait
			xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001730:	f107 0320 	add.w	r3, r7, #32
 8001734:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001738:	9200      	str	r2, [sp, #0]
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	2000      	movs	r0, #0
 8001740:	f005 fac4 	bl	8006ccc <xTaskGenericNotifyWait>
			cmd = (command_t*)cmd_addr;
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	65fb      	str	r3, [r7, #92]	; 0x5c


			switch(curr_state){
 8001748:	4b9f      	ldr	r3, [pc, #636]	; (80019c8 <rtc_task_handler+0x308>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	3b02      	subs	r3, #2
 800174e:	2b03      	cmp	r3, #3
 8001750:	f200 8192 	bhi.w	8001a78 <rtc_task_handler+0x3b8>
 8001754:	a201      	add	r2, pc, #4	; (adr r2, 800175c <rtc_task_handler+0x9c>)
 8001756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175a:	bf00      	nop
 800175c:	0800176d 	.word	0x0800176d
 8001760:	08001821 	.word	0x08001821
 8001764:	0800190f 	.word	0x0800190f
 8001768:	08001a7b 	.word	0x08001a7b
				case sRtcMenu:{
					//TODO: process RTC menu commands
					if(cmd->len == 1){
 800176c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800176e:	7a9b      	ldrb	r3, [r3, #10]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d148      	bne.n	8001806 <rtc_task_handler+0x146>
						// Convert ASCI to Number
						option = cmd->payload[0] - 48;
 8001774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	3b30      	subs	r3, #48	; 0x30
 800177a:	653b      	str	r3, [r7, #80]	; 0x50
 800177c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800177e:	2b03      	cmp	r3, #3
 8001780:	d835      	bhi.n	80017ee <rtc_task_handler+0x12e>
 8001782:	a201      	add	r2, pc, #4	; (adr r2, 8001788 <rtc_task_handler+0xc8>)
 8001784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001788:	08001799 	.word	0x08001799
 800178c:	080017b3 	.word	0x080017b3
 8001790:	080017cd 	.word	0x080017cd
 8001794:	080017e7 	.word	0x080017e7
						switch(option){
							case 0:{
								// Configure Time
								curr_state = sRtcTimeConfig;
 8001798:	4b8b      	ldr	r3, [pc, #556]	; (80019c8 <rtc_task_handler+0x308>)
 800179a:	2203      	movs	r2, #3
 800179c:	701a      	strb	r2, [r3, #0]
								xQueueSend(q_print_handle, &msg_rtc_hh, portMAX_DELAY);
 800179e:	4b89      	ldr	r3, [pc, #548]	; (80019c4 <rtc_task_handler+0x304>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80017a6:	2300      	movs	r3, #0
 80017a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017ac:	f003 fe2a 	bl	8005404 <xQueueGenericSend>
								break;
 80017b0:	e035      	b.n	800181e <rtc_task_handler+0x15e>
							}
							case 1:{
								// Configure Date
								curr_state = sRtcDateConfig;
 80017b2:	4b85      	ldr	r3, [pc, #532]	; (80019c8 <rtc_task_handler+0x308>)
 80017b4:	2204      	movs	r2, #4
 80017b6:	701a      	strb	r2, [r3, #0]
								xQueueSend(q_print_handle, &msg_rtc_dd, portMAX_DELAY);
 80017b8:	4b82      	ldr	r3, [pc, #520]	; (80019c4 <rtc_task_handler+0x304>)
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80017c0:	2300      	movs	r3, #0
 80017c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017c6:	f003 fe1d 	bl	8005404 <xQueueGenericSend>
								break;
 80017ca:	e028      	b.n	800181e <rtc_task_handler+0x15e>
							}
							case 2:{
								// Enable Reporting
								curr_state = sRtcReport;
 80017cc:	4b7e      	ldr	r3, [pc, #504]	; (80019c8 <rtc_task_handler+0x308>)
 80017ce:	2205      	movs	r2, #5
 80017d0:	701a      	strb	r2, [r3, #0]
								xQueueSend(q_print_handle, &msg_rtc_report, portMAX_DELAY);
 80017d2:	4b7c      	ldr	r3, [pc, #496]	; (80019c4 <rtc_task_handler+0x304>)
 80017d4:	6818      	ldr	r0, [r3, #0]
 80017d6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80017da:	2300      	movs	r3, #0
 80017dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017e0:	f003 fe10 	bl	8005404 <xQueueGenericSend>
								break;
 80017e4:	e01b      	b.n	800181e <rtc_task_handler+0x15e>
							}
							case 3:{
								// TODO: Exit
								curr_state = sMainMenu;
 80017e6:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <rtc_task_handler+0x308>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
								break;
 80017ec:	e017      	b.n	800181e <rtc_task_handler+0x15e>
							}
							default:
								curr_state = sMainMenu;
 80017ee:	4b76      	ldr	r3, [pc, #472]	; (80019c8 <rtc_task_handler+0x308>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
								xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 80017f4:	4b73      	ldr	r3, [pc, #460]	; (80019c4 <rtc_task_handler+0x304>)
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	2300      	movs	r3, #0
 80017fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017fe:	4973      	ldr	r1, [pc, #460]	; (80019cc <rtc_task_handler+0x30c>)
 8001800:	f003 fe00 	bl	8005404 <xQueueGenericSend>
 8001804:	e139      	b.n	8001a7a <rtc_task_handler+0x3ba>
						}

					}else{
						// Invalid entry
						curr_state = sMainMenu;
 8001806:	4b70      	ldr	r3, [pc, #448]	; (80019c8 <rtc_task_handler+0x308>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 800180c:	4b6d      	ldr	r3, [pc, #436]	; (80019c4 <rtc_task_handler+0x304>)
 800180e:	6818      	ldr	r0, [r3, #0]
 8001810:	2300      	movs	r3, #0
 8001812:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001816:	496d      	ldr	r1, [pc, #436]	; (80019cc <rtc_task_handler+0x30c>)
 8001818:	f003 fdf4 	bl	8005404 <xQueueGenericSend>
						continue;
 800181c:	e12d      	b.n	8001a7a <rtc_task_handler+0x3ba>

					}

					break;
 800181e:	e12c      	b.n	8001a7a <rtc_task_handler+0x3ba>
				}
				case sRtcTimeConfig:{
					//TODO: get hh, mm , ss information and configure RTC
					switch(rtc_config_state){
 8001820:	4b6b      	ldr	r3, [pc, #428]	; (80019d0 <rtc_task_handler+0x310>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b02      	cmp	r3, #2
 8001826:	d03b      	beq.n	80018a0 <rtc_task_handler+0x1e0>
 8001828:	2b02      	cmp	r3, #2
 800182a:	f300 8126 	bgt.w	8001a7a <rtc_task_handler+0x3ba>
 800182e:	2b00      	cmp	r3, #0
 8001830:	d002      	beq.n	8001838 <rtc_task_handler+0x178>
 8001832:	2b01      	cmp	r3, #1
 8001834:	d01a      	beq.n	800186c <rtc_task_handler+0x1ac>
 8001836:	e120      	b.n	8001a7a <rtc_task_handler+0x3ba>
						case HH_CONFIG:{
							uint8_t hour = getnumber(cmd->payload, cmd->len);
 8001838:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800183a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800183c:	7a9b      	ldrb	r3, [r3, #10]
 800183e:	4619      	mov	r1, r3
 8001840:	4610      	mov	r0, r2
 8001842:	f7ff ff19 	bl	8001678 <getnumber>
 8001846:	4603      	mov	r3, r0
 8001848:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
							time.Hours = hour;
 800184c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001850:	733b      	strb	r3, [r7, #12]
							rtc_config_state = MM_CONFIG;
 8001852:	4b5f      	ldr	r3, [pc, #380]	; (80019d0 <rtc_task_handler+0x310>)
 8001854:	2201      	movs	r2, #1
 8001856:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print_handle, &msg_rtc_mm, portMAX_DELAY);
 8001858:	4b5a      	ldr	r3, [pc, #360]	; (80019c4 <rtc_task_handler+0x304>)
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001860:	2300      	movs	r3, #0
 8001862:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001866:	f003 fdcd 	bl	8005404 <xQueueGenericSend>
							break;}
 800186a:	e04f      	b.n	800190c <rtc_task_handler+0x24c>
						case MM_CONFIG:{
							uint8_t minute = getnumber(cmd->payload, cmd->len);
 800186c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800186e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001870:	7a9b      	ldrb	r3, [r3, #10]
 8001872:	4619      	mov	r1, r3
 8001874:	4610      	mov	r0, r2
 8001876:	f7ff feff 	bl	8001678 <getnumber>
 800187a:	4603      	mov	r3, r0
 800187c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							time.Minutes = minute;
 8001880:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001884:	737b      	strb	r3, [r7, #13]
							rtc_config_state = SS_CONFIG;
 8001886:	4b52      	ldr	r3, [pc, #328]	; (80019d0 <rtc_task_handler+0x310>)
 8001888:	2202      	movs	r2, #2
 800188a:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print_handle, &msg_rtc_ss, portMAX_DELAY);
 800188c:	4b4d      	ldr	r3, [pc, #308]	; (80019c4 <rtc_task_handler+0x304>)
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001894:	2300      	movs	r3, #0
 8001896:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800189a:	f003 fdb3 	bl	8005404 <xQueueGenericSend>
							break;}
 800189e:	e035      	b.n	800190c <rtc_task_handler+0x24c>
						case SS_CONFIG:{
							uint8_t second = getnumber(cmd->payload, cmd->len);
 80018a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80018a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018a4:	7a9b      	ldrb	r3, [r3, #10]
 80018a6:	4619      	mov	r1, r3
 80018a8:	4610      	mov	r0, r2
 80018aa:	f7ff fee5 	bl	8001678 <getnumber>
 80018ae:	4603      	mov	r3, r0
 80018b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							time.Seconds = second;
 80018b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80018b8:	73bb      	strb	r3, [r7, #14]
							if(validate_rtc_information(&time, NULL) == 1){
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff fb5f 	bl	8000f84 <validate_rtc_information>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d110      	bne.n	80018ee <rtc_task_handler+0x22e>
								rtc_configure_time(&time);
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fb35 	bl	8000f40 <rtc_configure_time>
								xQueueSend(q_print_handle, &msg_conf, portMAX_DELAY);
 80018d6:	4b3b      	ldr	r3, [pc, #236]	; (80019c4 <rtc_task_handler+0x304>)
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80018de:	2300      	movs	r3, #0
 80018e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e4:	f003 fd8e 	bl	8005404 <xQueueGenericSend>
								show_time_date();
 80018e8:	f7ff fabe 	bl	8000e68 <show_time_date>
 80018ec:	e007      	b.n	80018fe <rtc_task_handler+0x23e>
							}else{
								xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 80018ee:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <rtc_task_handler+0x304>)
 80018f0:	6818      	ldr	r0, [r3, #0]
 80018f2:	2300      	movs	r3, #0
 80018f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018f8:	4934      	ldr	r1, [pc, #208]	; (80019cc <rtc_task_handler+0x30c>)
 80018fa:	f003 fd83 	bl	8005404 <xQueueGenericSend>
							}
							curr_state = sMainMenu;
 80018fe:	4b32      	ldr	r3, [pc, #200]	; (80019c8 <rtc_task_handler+0x308>)
 8001900:	2200      	movs	r2, #0
 8001902:	701a      	strb	r2, [r3, #0]
							rtc_config_state = 0;
 8001904:	4b32      	ldr	r3, [pc, #200]	; (80019d0 <rtc_task_handler+0x310>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
							break;}
 800190a:	bf00      	nop
					}

					break;
 800190c:	e0b5      	b.n	8001a7a <rtc_task_handler+0x3ba>
				}
				case sRtcDateConfig:{
					//TODO: get date, month, day, year information and configure RTC
					switch(rtc_config_state){
 800190e:	4b30      	ldr	r3, [pc, #192]	; (80019d0 <rtc_task_handler+0x310>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b03      	cmp	r3, #3
 8001914:	f200 80b1 	bhi.w	8001a7a <rtc_task_handler+0x3ba>
 8001918:	a201      	add	r2, pc, #4	; (adr r2, 8001920 <rtc_task_handler+0x260>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	08001931 	.word	0x08001931
 8001924:	08001965 	.word	0x08001965
 8001928:	08001a09 	.word	0x08001a09
 800192c:	080019d5 	.word	0x080019d5
						case DATE_CONFIG:{
							uint8_t dateTemp = getnumber(cmd->payload, cmd->len);
 8001930:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001932:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001934:	7a9b      	ldrb	r3, [r3, #10]
 8001936:	4619      	mov	r1, r3
 8001938:	4610      	mov	r0, r2
 800193a:	f7ff fe9d 	bl	8001678 <getnumber>
 800193e:	4603      	mov	r3, r0
 8001940:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
							date.Date = dateTemp;
 8001944:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001948:	72bb      	strb	r3, [r7, #10]
							rtc_config_state = MONTH_CONFIG;
 800194a:	4b21      	ldr	r3, [pc, #132]	; (80019d0 <rtc_task_handler+0x310>)
 800194c:	2201      	movs	r2, #1
 800194e:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print_handle, &msg_rtc_mo, portMAX_DELAY);
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <rtc_task_handler+0x304>)
 8001952:	6818      	ldr	r0, [r3, #0]
 8001954:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001958:	2300      	movs	r3, #0
 800195a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800195e:	f003 fd51 	bl	8005404 <xQueueGenericSend>
							break;
 8001962:	e088      	b.n	8001a76 <rtc_task_handler+0x3b6>
						}
						case MONTH_CONFIG:{
							uint8_t month = getnumber(cmd->payload, cmd->len);
 8001964:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001968:	7a9b      	ldrb	r3, [r3, #10]
 800196a:	4619      	mov	r1, r3
 800196c:	4610      	mov	r0, r2
 800196e:	f7ff fe83 	bl	8001678 <getnumber>
 8001972:	4603      	mov	r3, r0
 8001974:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
							date.Month = month;
 8001978:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 800197c:	727b      	strb	r3, [r7, #9]
							rtc_config_state = DAY_CONFIG;
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <rtc_task_handler+0x310>)
 8001980:	2203      	movs	r2, #3
 8001982:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print_handle, &msg_rtc_dow, portMAX_DELAY);
 8001984:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <rtc_task_handler+0x304>)
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800198c:	2300      	movs	r3, #0
 800198e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001992:	f003 fd37 	bl	8005404 <xQueueGenericSend>
							break;
 8001996:	e06e      	b.n	8001a76 <rtc_task_handler+0x3b6>
 8001998:	08008dd0 	.word	0x08008dd0
 800199c:	08008e18 	.word	0x08008e18
 80019a0:	08008e90 	.word	0x08008e90
 80019a4:	08008ea4 	.word	0x08008ea4
 80019a8:	08008ebc 	.word	0x08008ebc
 80019ac:	08008ed4 	.word	0x08008ed4
 80019b0:	08008ee8 	.word	0x08008ee8
 80019b4:	08008f00 	.word	0x08008f00
 80019b8:	08008f18 	.word	0x08008f18
 80019bc:	08008f2c 	.word	0x08008f2c
 80019c0:	08008f48 	.word	0x08008f48
 80019c4:	20000118 	.word	0x20000118
 80019c8:	2000012d 	.word	0x2000012d
 80019cc:	20000014 	.word	0x20000014
 80019d0:	200001cc 	.word	0x200001cc
						}
						case DAY_CONFIG:{
							uint8_t day = getnumber(cmd->payload, cmd->len);
 80019d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80019d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019d8:	7a9b      	ldrb	r3, [r3, #10]
 80019da:	4619      	mov	r1, r3
 80019dc:	4610      	mov	r0, r2
 80019de:	f7ff fe4b 	bl	8001678 <getnumber>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
							date.WeekDay = day;
 80019e8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80019ec:	723b      	strb	r3, [r7, #8]
							rtc_config_state = YEAR_CONFIG;
 80019ee:	4b2a      	ldr	r3, [pc, #168]	; (8001a98 <rtc_task_handler+0x3d8>)
 80019f0:	2202      	movs	r2, #2
 80019f2:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print_handle, &msg_rtc_yr, portMAX_DELAY);
 80019f4:	4b29      	ldr	r3, [pc, #164]	; (8001a9c <rtc_task_handler+0x3dc>)
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80019fc:	2300      	movs	r3, #0
 80019fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a02:	f003 fcff 	bl	8005404 <xQueueGenericSend>
							break;
 8001a06:	e036      	b.n	8001a76 <rtc_task_handler+0x3b6>
						}
						case YEAR_CONFIG:{
							uint8_t year = getnumber(cmd->payload, cmd->len);
 8001a08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001a0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a0c:	7a9b      	ldrb	r3, [r3, #10]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4610      	mov	r0, r2
 8001a12:	f7ff fe31 	bl	8001678 <getnumber>
 8001a16:	4603      	mov	r3, r0
 8001a18:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
							date.Year = year;
 8001a1c:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001a20:	72fb      	strb	r3, [r7, #11]
							if(validate_rtc_information(NULL, &date) == 1){
 8001a22:	f107 0308 	add.w	r3, r7, #8
 8001a26:	4619      	mov	r1, r3
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f7ff faab 	bl	8000f84 <validate_rtc_information>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d110      	bne.n	8001a56 <rtc_task_handler+0x396>
								rtc_configure_date(&date);
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fa93 	bl	8000f64 <rtc_configure_date>
								xQueueSend(q_print_handle, &msg_conf, portMAX_DELAY);
 8001a3e:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <rtc_task_handler+0x3dc>)
 8001a40:	6818      	ldr	r0, [r3, #0]
 8001a42:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a46:	2300      	movs	r3, #0
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a4c:	f003 fcda 	bl	8005404 <xQueueGenericSend>
								show_time_date();
 8001a50:	f7ff fa0a 	bl	8000e68 <show_time_date>
 8001a54:	e007      	b.n	8001a66 <rtc_task_handler+0x3a6>
							}else{
								xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <rtc_task_handler+0x3dc>)
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a60:	490f      	ldr	r1, [pc, #60]	; (8001aa0 <rtc_task_handler+0x3e0>)
 8001a62:	f003 fccf 	bl	8005404 <xQueueGenericSend>
							}
							curr_state = sMainMenu;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <rtc_task_handler+0x3e4>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
							rtc_config_state = 0;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <rtc_task_handler+0x3d8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
							break;
 8001a72:	bf00      	nop
 8001a74:	e001      	b.n	8001a7a <rtc_task_handler+0x3ba>
						}
					}

					break;
 8001a76:	e000      	b.n	8001a7a <rtc_task_handler+0x3ba>
					//TODO: enable or disable RTC current time reporting over ITM printf

					break;
				}
				default:{
					continue;
 8001a78:	bf00      	nop
		while(curr_state != sMainMenu){
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <rtc_task_handler+0x3e4>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f47f ae56 	bne.w	8001730 <rtc_task_handler+0x70>

			} // Curr_state Switch End
		} // While End

		//TODO: Notify menu task
		xTaskNotify(menu_task_handle, 0, eNoAction);
 8001a84:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <rtc_task_handler+0x3e8>)
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	2300      	movs	r3, #0
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	f005 f99b 	bl	8006dcc <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001a96:	e62d      	b.n	80016f4 <rtc_task_handler+0x34>
 8001a98:	200001cc 	.word	0x200001cc
 8001a9c:	20000118 	.word	0x20000118
 8001aa0:	20000014 	.word	0x20000014
 8001aa4:	2000012d 	.word	0x2000012d
 8001aa8:	20000100 	.word	0x20000100

08001aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ab0:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ab2:	490e      	ldr	r1, [pc, #56]	; (8001aec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ab4:	4a0e      	ldr	r2, [pc, #56]	; (8001af0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab8:	e002      	b.n	8001ac0 <LoopCopyDataInit>

08001aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001abe:	3304      	adds	r3, #4

08001ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac4:	d3f9      	bcc.n	8001aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ac8:	4c0b      	ldr	r4, [pc, #44]	; (8001af8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001acc:	e001      	b.n	8001ad2 <LoopFillZerobss>

08001ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad0:	3204      	adds	r2, #4

08001ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad4:	d3fb      	bcc.n	8001ace <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ad6:	f7ff fc05 	bl	80012e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ada:	f006 fc09 	bl	80082f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ade:	f7fe fee1 	bl	80008a4 <main>
  bx  lr    
 8001ae2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ae4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aec:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001af0:	08008fe4 	.word	0x08008fe4
  ldr r2, =_sbss
 8001af4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001af8:	200130c0 	.word	0x200130c0

08001afc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001afc:	e7fe      	b.n	8001afc <ADC_IRQHandler>
	...

08001b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b04:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <HAL_Init+0x40>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0d      	ldr	r2, [pc, #52]	; (8001b40 <HAL_Init+0x40>)
 8001b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <HAL_Init+0x40>)
 8001b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <HAL_Init+0x40>)
 8001b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b28:	2003      	movs	r0, #3
 8001b2a:	f000 f8d8 	bl	8001cde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2e:	200f      	movs	r0, #15
 8001b30:	f7ff fafc 	bl	800112c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b34:	f7ff fa58 	bl	8000fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023c00 	.word	0x40023c00

08001b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_IncTick+0x20>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_IncTick+0x24>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <HAL_IncTick+0x24>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	2000001c 	.word	0x2000001c
 8001b68:	200001d0 	.word	0x200001d0

08001b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <HAL_GetTick+0x14>)
 8001b72:	681b      	ldr	r3, [r3, #0]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	200001d0 	.word	0x200001d0

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	db0b      	blt.n	8001c12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 021f 	and.w	r2, r3, #31
 8001c00:	4907      	ldr	r1, [pc, #28]	; (8001c20 <__NVIC_EnableIRQ+0x38>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	2001      	movs	r0, #1
 8001c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100

08001c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	db0a      	blt.n	8001c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	490c      	ldr	r1, [pc, #48]	; (8001c70 <__NVIC_SetPriority+0x4c>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	440b      	add	r3, r1
 8001c48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c4c:	e00a      	b.n	8001c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4908      	ldr	r1, [pc, #32]	; (8001c74 <__NVIC_SetPriority+0x50>)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	f003 030f 	and.w	r3, r3, #15
 8001c5a:	3b04      	subs	r3, #4
 8001c5c:	0112      	lsls	r2, r2, #4
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	761a      	strb	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000e100 	.word	0xe000e100
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f1c3 0307 	rsb	r3, r3, #7
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	bf28      	it	cs
 8001c96:	2304      	movcs	r3, #4
 8001c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d902      	bls.n	8001ca8 <NVIC_EncodePriority+0x30>
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	e000      	b.n	8001caa <NVIC_EncodePriority+0x32>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	401a      	ands	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cca:	43d9      	mvns	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	4313      	orrs	r3, r2
         );
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	; 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b082      	sub	sp, #8
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff ff4c 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d06:	f7ff ff61 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	68b9      	ldr	r1, [r7, #8]
 8001d10:	6978      	ldr	r0, [r7, #20]
 8001d12:	f7ff ffb1 	bl	8001c78 <NVIC_EncodePriority>
 8001d16:	4602      	mov	r2, r0
 8001d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff ff80 	bl	8001c24 <__NVIC_SetPriority>
}
 8001d24:	bf00      	nop
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ff54 	bl	8001be8 <__NVIC_EnableIRQ>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d56:	f7ff ff09 	bl	8001b6c <HAL_GetTick>
 8001d5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d008      	beq.n	8001d7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2280      	movs	r2, #128	; 0x80
 8001d6c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e052      	b.n	8001e20 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f022 0216 	bic.w	r2, r2, #22
 8001d88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	695a      	ldr	r2, [r3, #20]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d103      	bne.n	8001daa <HAL_DMA_Abort+0x62>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d007      	beq.n	8001dba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0208 	bic.w	r2, r2, #8
 8001db8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 0201 	bic.w	r2, r2, #1
 8001dc8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dca:	e013      	b.n	8001df4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dcc:	f7ff fece 	bl	8001b6c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b05      	cmp	r3, #5
 8001dd8:	d90c      	bls.n	8001df4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2220      	movs	r2, #32
 8001dde:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2203      	movs	r2, #3
 8001de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e015      	b.n	8001e20 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1e4      	bne.n	8001dcc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e06:	223f      	movs	r2, #63	; 0x3f
 8001e08:	409a      	lsls	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d004      	beq.n	8001e46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2280      	movs	r2, #128	; 0x80
 8001e40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e00c      	b.n	8001e60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2205      	movs	r2, #5
 8001e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	; 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
 8001e86:	e165      	b.n	8002154 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e88:	2201      	movs	r2, #1
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	f040 8154 	bne.w	800214e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d005      	beq.n	8001ebe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d130      	bne.n	8001f20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	2203      	movs	r2, #3
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	4013      	ands	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	091b      	lsrs	r3, r3, #4
 8001f0a:	f003 0201 	and.w	r2, r3, #1
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d017      	beq.n	8001f5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	2203      	movs	r2, #3
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d123      	bne.n	8001fb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	08da      	lsrs	r2, r3, #3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3208      	adds	r2, #8
 8001f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f003 0307 	and.w	r3, r3, #7
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	220f      	movs	r2, #15
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	691a      	ldr	r2, [r3, #16]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	08da      	lsrs	r2, r3, #3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3208      	adds	r2, #8
 8001faa:	69b9      	ldr	r1, [r7, #24]
 8001fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	2203      	movs	r2, #3
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 0203 	and.w	r2, r3, #3
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f000 80ae 	beq.w	800214e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b5d      	ldr	r3, [pc, #372]	; (800216c <HAL_GPIO_Init+0x300>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a5c      	ldr	r2, [pc, #368]	; (800216c <HAL_GPIO_Init+0x300>)
 8001ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b5a      	ldr	r3, [pc, #360]	; (800216c <HAL_GPIO_Init+0x300>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800200e:	4a58      	ldr	r2, [pc, #352]	; (8002170 <HAL_GPIO_Init+0x304>)
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	089b      	lsrs	r3, r3, #2
 8002014:	3302      	adds	r3, #2
 8002016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800201a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	220f      	movs	r2, #15
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43db      	mvns	r3, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4013      	ands	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4f      	ldr	r2, [pc, #316]	; (8002174 <HAL_GPIO_Init+0x308>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d025      	beq.n	8002086 <HAL_GPIO_Init+0x21a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a4e      	ldr	r2, [pc, #312]	; (8002178 <HAL_GPIO_Init+0x30c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d01f      	beq.n	8002082 <HAL_GPIO_Init+0x216>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4d      	ldr	r2, [pc, #308]	; (800217c <HAL_GPIO_Init+0x310>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d019      	beq.n	800207e <HAL_GPIO_Init+0x212>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4c      	ldr	r2, [pc, #304]	; (8002180 <HAL_GPIO_Init+0x314>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d013      	beq.n	800207a <HAL_GPIO_Init+0x20e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4b      	ldr	r2, [pc, #300]	; (8002184 <HAL_GPIO_Init+0x318>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00d      	beq.n	8002076 <HAL_GPIO_Init+0x20a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a4a      	ldr	r2, [pc, #296]	; (8002188 <HAL_GPIO_Init+0x31c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d007      	beq.n	8002072 <HAL_GPIO_Init+0x206>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a49      	ldr	r2, [pc, #292]	; (800218c <HAL_GPIO_Init+0x320>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d101      	bne.n	800206e <HAL_GPIO_Init+0x202>
 800206a:	2306      	movs	r3, #6
 800206c:	e00c      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 800206e:	2307      	movs	r3, #7
 8002070:	e00a      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 8002072:	2305      	movs	r3, #5
 8002074:	e008      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 8002076:	2304      	movs	r3, #4
 8002078:	e006      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 800207a:	2303      	movs	r3, #3
 800207c:	e004      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 800207e:	2302      	movs	r3, #2
 8002080:	e002      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <HAL_GPIO_Init+0x21c>
 8002086:	2300      	movs	r3, #0
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	f002 0203 	and.w	r2, r2, #3
 800208e:	0092      	lsls	r2, r2, #2
 8002090:	4093      	lsls	r3, r2
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002098:	4935      	ldr	r1, [pc, #212]	; (8002170 <HAL_GPIO_Init+0x304>)
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	089b      	lsrs	r3, r3, #2
 800209e:	3302      	adds	r3, #2
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020a6:	4b3a      	ldr	r3, [pc, #232]	; (8002190 <HAL_GPIO_Init+0x324>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020ca:	4a31      	ldr	r2, [pc, #196]	; (8002190 <HAL_GPIO_Init+0x324>)
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020d0:	4b2f      	ldr	r3, [pc, #188]	; (8002190 <HAL_GPIO_Init+0x324>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d003      	beq.n	80020f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020f4:	4a26      	ldr	r2, [pc, #152]	; (8002190 <HAL_GPIO_Init+0x324>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020fa:	4b25      	ldr	r3, [pc, #148]	; (8002190 <HAL_GPIO_Init+0x324>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	43db      	mvns	r3, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4013      	ands	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800211e:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <HAL_GPIO_Init+0x324>)
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <HAL_GPIO_Init+0x324>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002148:	4a11      	ldr	r2, [pc, #68]	; (8002190 <HAL_GPIO_Init+0x324>)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	3301      	adds	r3, #1
 8002152:	61fb      	str	r3, [r7, #28]
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	2b0f      	cmp	r3, #15
 8002158:	f67f ae96 	bls.w	8001e88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800215c:	bf00      	nop
 800215e:	bf00      	nop
 8002160:	3724      	adds	r7, #36	; 0x24
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	40013800 	.word	0x40013800
 8002174:	40020000 	.word	0x40020000
 8002178:	40020400 	.word	0x40020400
 800217c:	40020800 	.word	0x40020800
 8002180:	40020c00 	.word	0x40020c00
 8002184:	40021000 	.word	0x40021000
 8002188:	40021400 	.word	0x40021400
 800218c:	40021800 	.word	0x40021800
 8002190:	40013c00 	.word	0x40013c00

08002194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]
 80021a0:	4613      	mov	r3, r2
 80021a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021a4:	787b      	ldrb	r3, [r7, #1]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021aa:	887a      	ldrh	r2, [r7, #2]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021b0:	e003      	b.n	80021ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021b2:	887b      	ldrh	r3, [r7, #2]
 80021b4:	041a      	lsls	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	619a      	str	r2, [r3, #24]
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e0cc      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021dc:	4b68      	ldr	r3, [pc, #416]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 030f 	and.w	r3, r3, #15
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d90c      	bls.n	8002204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ea:	4b65      	ldr	r3, [pc, #404]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f2:	4b63      	ldr	r3, [pc, #396]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d001      	beq.n	8002204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e0b8      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d020      	beq.n	8002252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800221c:	4b59      	ldr	r3, [pc, #356]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	4a58      	ldr	r2, [pc, #352]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002222:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002226:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0308 	and.w	r3, r3, #8
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002234:	4b53      	ldr	r3, [pc, #332]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	4a52      	ldr	r2, [pc, #328]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800223a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800223e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002240:	4b50      	ldr	r3, [pc, #320]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	494d      	ldr	r1, [pc, #308]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	4313      	orrs	r3, r2
 8002250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d044      	beq.n	80022e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d107      	bne.n	8002276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	4b47      	ldr	r3, [pc, #284]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d119      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e07f      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b02      	cmp	r3, #2
 800227c:	d003      	beq.n	8002286 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002282:	2b03      	cmp	r3, #3
 8002284:	d107      	bne.n	8002296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002286:	4b3f      	ldr	r3, [pc, #252]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d109      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e06f      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002296:	4b3b      	ldr	r3, [pc, #236]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e067      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022a6:	4b37      	ldr	r3, [pc, #220]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f023 0203 	bic.w	r2, r3, #3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	4934      	ldr	r1, [pc, #208]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022b8:	f7ff fc58 	bl	8001b6c <HAL_GetTick>
 80022bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022be:	e00a      	b.n	80022d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c0:	f7ff fc54 	bl	8001b6c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e04f      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d6:	4b2b      	ldr	r3, [pc, #172]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 020c 	and.w	r2, r3, #12
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d1eb      	bne.n	80022c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022e8:	4b25      	ldr	r3, [pc, #148]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 030f 	and.w	r3, r3, #15
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d20c      	bcs.n	8002310 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f6:	4b22      	ldr	r3, [pc, #136]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fe:	4b20      	ldr	r3, [pc, #128]	; (8002380 <HAL_RCC_ClockConfig+0x1b8>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d001      	beq.n	8002310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e032      	b.n	8002376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	d008      	beq.n	800232e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	4916      	ldr	r1, [pc, #88]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800232a:	4313      	orrs	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	2b00      	cmp	r3, #0
 8002338:	d009      	beq.n	800234e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	490e      	ldr	r1, [pc, #56]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 800234a:	4313      	orrs	r3, r2
 800234c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800234e:	f000 fbb1 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002352:	4602      	mov	r2, r0
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <HAL_RCC_ClockConfig+0x1bc>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	091b      	lsrs	r3, r3, #4
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	490a      	ldr	r1, [pc, #40]	; (8002388 <HAL_RCC_ClockConfig+0x1c0>)
 8002360:	5ccb      	ldrb	r3, [r1, r3]
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	4a09      	ldr	r2, [pc, #36]	; (800238c <HAL_RCC_ClockConfig+0x1c4>)
 8002368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800236a:	4b09      	ldr	r3, [pc, #36]	; (8002390 <HAL_RCC_ClockConfig+0x1c8>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe fedc 	bl	800112c <HAL_InitTick>

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40023c00 	.word	0x40023c00
 8002384:	40023800 	.word	0x40023800
 8002388:	08008f88 	.word	0x08008f88
 800238c:	20000010 	.word	0x20000010
 8002390:	20000018 	.word	0x20000018

08002394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	4618      	mov	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000010 	.word	0x20000010

080023ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023b0:	f7ff fff0 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023b4:	4602      	mov	r2, r0
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	0a9b      	lsrs	r3, r3, #10
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	4903      	ldr	r1, [pc, #12]	; (80023d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023c2:	5ccb      	ldrb	r3, [r1, r3]
 80023c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40023800 	.word	0x40023800
 80023d0:	08008f98 	.word	0x08008f98

080023d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023d8:	f7ff ffdc 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023dc:	4602      	mov	r2, r0
 80023de:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	0b5b      	lsrs	r3, r3, #13
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	4903      	ldr	r1, [pc, #12]	; (80023f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023ea:	5ccb      	ldrb	r3, [r1, r3]
 80023ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	08008f98 	.word	0x08008f98

080023fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	220f      	movs	r2, #15
 800240a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800240c:	4b12      	ldr	r3, [pc, #72]	; (8002458 <HAL_RCC_GetClockConfig+0x5c>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 0203 	and.w	r2, r3, #3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002418:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <HAL_RCC_GetClockConfig+0x5c>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <HAL_RCC_GetClockConfig+0x5c>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002430:	4b09      	ldr	r3, [pc, #36]	; (8002458 <HAL_RCC_GetClockConfig+0x5c>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	08db      	lsrs	r3, r3, #3
 8002436:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <HAL_RCC_GetClockConfig+0x60>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 020f 	and.w	r2, r3, #15
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	601a      	str	r2, [r3, #0]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800
 800245c:	40023c00 	.word	0x40023c00

08002460 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08c      	sub	sp, #48	; 0x30
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d010      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002498:	4b6f      	ldr	r3, [pc, #444]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800249a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800249e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a6:	496c      	ldr	r1, [pc, #432]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80024b6:	2301      	movs	r3, #1
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d010      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80024c6:	4b64      	ldr	r3, [pc, #400]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80024c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024cc:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d4:	4960      	ldr	r1, [pc, #384]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80024e4:	2301      	movs	r3, #1
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d017      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024f4:	4b58      	ldr	r3, [pc, #352]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80024f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4955      	ldr	r1, [pc, #340]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002512:	d101      	bne.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002514:	2301      	movs	r3, #1
 8002516:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002520:	2301      	movs	r3, #1
 8002522:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0308 	and.w	r3, r3, #8
 800252c:	2b00      	cmp	r3, #0
 800252e:	d017      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002530:	4b49      	ldr	r3, [pc, #292]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002532:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002536:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253e:	4946      	ldr	r1, [pc, #280]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002540:	4313      	orrs	r3, r2
 8002542:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800254e:	d101      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002550:	2301      	movs	r3, #1
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800255c:	2301      	movs	r3, #1
 800255e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0320 	and.w	r3, r3, #32
 8002568:	2b00      	cmp	r3, #0
 800256a:	f000 808a 	beq.w	8002682 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	4b39      	ldr	r3, [pc, #228]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	4a38      	ldr	r2, [pc, #224]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257c:	6413      	str	r3, [r2, #64]	; 0x40
 800257e:	4b36      	ldr	r3, [pc, #216]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800258a:	4b34      	ldr	r3, [pc, #208]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a33      	ldr	r2, [pc, #204]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002594:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002596:	f7ff fae9 	bl	8001b6c <HAL_GetTick>
 800259a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800259c:	e008      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800259e:	f7ff fae5 	bl	8001b6c <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e278      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80025b0:	4b2a      	ldr	r3, [pc, #168]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0f0      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025bc:	4b26      	ldr	r3, [pc, #152]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80025be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d02f      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025d4:	6a3a      	ldr	r2, [r7, #32]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d028      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025da:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025e2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025e4:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025ea:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80025f0:	4a19      	ldr	r2, [pc, #100]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025f6:	4b18      	ldr	r3, [pc, #96]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80025f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d114      	bne.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002602:	f7ff fab3 	bl	8001b6c <HAL_GetTick>
 8002606:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002608:	e00a      	b.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800260a:	f7ff faaf 	bl	8001b6c <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	f241 3288 	movw	r2, #5000	; 0x1388
 8002618:	4293      	cmp	r3, r2
 800261a:	d901      	bls.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e240      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002620:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0ee      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002634:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002638:	d114      	bne.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800264a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800264e:	4902      	ldr	r1, [pc, #8]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002650:	4313      	orrs	r3, r2
 8002652:	608b      	str	r3, [r1, #8]
 8002654:	e00c      	b.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800
 800265c:	40007000 	.word	0x40007000
 8002660:	42470e40 	.word	0x42470e40
 8002664:	4b4a      	ldr	r3, [pc, #296]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	4a49      	ldr	r2, [pc, #292]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800266a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800266e:	6093      	str	r3, [r2, #8]
 8002670:	4b47      	ldr	r3, [pc, #284]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002672:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800267c:	4944      	ldr	r1, [pc, #272]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800267e:	4313      	orrs	r3, r2
 8002680:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0310 	and.w	r3, r3, #16
 800268a:	2b00      	cmp	r3, #0
 800268c:	d004      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002694:	4b3f      	ldr	r3, [pc, #252]	; (8002794 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002696:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00a      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80026a4:	4b3a      	ldr	r3, [pc, #232]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b2:	4937      	ldr	r1, [pc, #220]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00a      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026c6:	4b32      	ldr	r3, [pc, #200]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026cc:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d4:	492e      	ldr	r1, [pc, #184]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d011      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80026e8:	4b29      	ldr	r3, [pc, #164]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026ee:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f6:	4926      	ldr	r1, [pc, #152]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002702:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002706:	d101      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002708:	2301      	movs	r3, #1
 800270a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002718:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800271a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800271e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	491a      	ldr	r1, [pc, #104]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002736:	2b00      	cmp	r3, #0
 8002738:	d011      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800273c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002740:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002748:	4911      	ldr	r1, [pc, #68]	; (8002790 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800274a:	4313      	orrs	r3, r2
 800274c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002754:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002758:	d101      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800275a:	2301      	movs	r3, #1
 800275c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800275e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002760:	2b01      	cmp	r3, #1
 8002762:	d005      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800276c:	f040 80ff 	bne.w	800296e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002770:	4b09      	ldr	r3, [pc, #36]	; (8002798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002776:	f7ff f9f9 	bl	8001b6c <HAL_GetTick>
 800277a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800277c:	e00e      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800277e:	f7ff f9f5 	bl	8001b6c <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d907      	bls.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e188      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002790:	40023800 	.word	0x40023800
 8002794:	424711e0 	.word	0x424711e0
 8002798:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800279c:	4b7e      	ldr	r3, [pc, #504]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1ea      	bne.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d003      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d009      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d028      	beq.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d124      	bne.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80027d0:	4b71      	ldr	r3, [pc, #452]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80027d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027d6:	0c1b      	lsrs	r3, r3, #16
 80027d8:	f003 0303 	and.w	r3, r3, #3
 80027dc:	3301      	adds	r3, #1
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80027e2:	4b6d      	ldr	r3, [pc, #436]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80027e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027e8:	0e1b      	lsrs	r3, r3, #24
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	019b      	lsls	r3, r3, #6
 80027fa:	431a      	orrs	r2, r3
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	085b      	lsrs	r3, r3, #1
 8002800:	3b01      	subs	r3, #1
 8002802:	041b      	lsls	r3, r3, #16
 8002804:	431a      	orrs	r2, r3
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	061b      	lsls	r3, r3, #24
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	695b      	ldr	r3, [r3, #20]
 8002810:	071b      	lsls	r3, r3, #28
 8002812:	4961      	ldr	r1, [pc, #388]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002814:	4313      	orrs	r3, r2
 8002816:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	d004      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800282e:	d00a      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002838:	2b00      	cmp	r3, #0
 800283a:	d035      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002840:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002844:	d130      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002846:	4b54      	ldr	r3, [pc, #336]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800284c:	0c1b      	lsrs	r3, r3, #16
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	3301      	adds	r3, #1
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002858:	4b4f      	ldr	r3, [pc, #316]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800285a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800285e:	0f1b      	lsrs	r3, r3, #28
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	019b      	lsls	r3, r3, #6
 8002870:	431a      	orrs	r2, r3
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	085b      	lsrs	r3, r3, #1
 8002876:	3b01      	subs	r3, #1
 8002878:	041b      	lsls	r3, r3, #16
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	061b      	lsls	r3, r3, #24
 8002882:	431a      	orrs	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	071b      	lsls	r3, r3, #28
 8002888:	4943      	ldr	r1, [pc, #268]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800288a:	4313      	orrs	r3, r2
 800288c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002890:	4b41      	ldr	r3, [pc, #260]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002892:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002896:	f023 021f 	bic.w	r2, r3, #31
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289e:	3b01      	subs	r3, #1
 80028a0:	493d      	ldr	r1, [pc, #244]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d029      	beq.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028bc:	d124      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80028be:	4b36      	ldr	r3, [pc, #216]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80028c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028c4:	0c1b      	lsrs	r3, r3, #16
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	3301      	adds	r3, #1
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028d0:	4b31      	ldr	r3, [pc, #196]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80028d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028d6:	0f1b      	lsrs	r3, r3, #28
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	019b      	lsls	r3, r3, #6
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	085b      	lsrs	r3, r3, #1
 80028f0:	3b01      	subs	r3, #1
 80028f2:	041b      	lsls	r3, r3, #16
 80028f4:	431a      	orrs	r2, r3
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	061b      	lsls	r3, r3, #24
 80028fa:	431a      	orrs	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	071b      	lsls	r3, r3, #28
 8002900:	4925      	ldr	r1, [pc, #148]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002902:	4313      	orrs	r3, r2
 8002904:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002910:	2b00      	cmp	r3, #0
 8002912:	d016      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	019b      	lsls	r3, r3, #6
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	085b      	lsrs	r3, r3, #1
 8002926:	3b01      	subs	r3, #1
 8002928:	041b      	lsls	r3, r3, #16
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	061b      	lsls	r3, r3, #24
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	071b      	lsls	r3, r3, #28
 800293a:	4917      	ldr	r1, [pc, #92]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800293c:	4313      	orrs	r3, r2
 800293e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002942:	4b16      	ldr	r3, [pc, #88]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002944:	2201      	movs	r2, #1
 8002946:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002948:	f7ff f910 	bl	8001b6c <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002950:	f7ff f90c 	bl	8001b6c <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e09f      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002962:	4b0d      	ldr	r3, [pc, #52]	; (8002998 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800296e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002970:	2b01      	cmp	r3, #1
 8002972:	f040 8095 	bne.w	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800297c:	f7ff f8f6 	bl	8001b6c <HAL_GetTick>
 8002980:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002982:	e00f      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002984:	f7ff f8f2 	bl	8001b6c <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d908      	bls.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e085      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002996:	bf00      	nop
 8002998:	40023800 	.word	0x40023800
 800299c:	42470068 	.word	0x42470068
 80029a0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80029a4:	4b41      	ldr	r3, [pc, #260]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029b0:	d0e8      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d009      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d02b      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d127      	bne.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80029da:	4b34      	ldr	r3, [pc, #208]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80029dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e0:	0c1b      	lsrs	r3, r3, #16
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	3301      	adds	r3, #1
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699a      	ldr	r2, [r3, #24]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	019b      	lsls	r3, r3, #6
 80029f6:	431a      	orrs	r2, r3
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	085b      	lsrs	r3, r3, #1
 80029fc:	3b01      	subs	r3, #1
 80029fe:	041b      	lsls	r3, r3, #16
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	061b      	lsls	r3, r3, #24
 8002a08:	4928      	ldr	r1, [pc, #160]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002a10:	4b26      	ldr	r3, [pc, #152]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a16:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	021b      	lsls	r3, r3, #8
 8002a22:	4922      	ldr	r1, [pc, #136]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d01d      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a3e:	d118      	bne.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a40:	4b1a      	ldr	r3, [pc, #104]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a46:	0e1b      	lsrs	r3, r3, #24
 8002a48:	f003 030f 	and.w	r3, r3, #15
 8002a4c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699a      	ldr	r2, [r3, #24]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	019b      	lsls	r3, r3, #6
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	085b      	lsrs	r3, r3, #1
 8002a60:	3b01      	subs	r3, #1
 8002a62:	041b      	lsls	r3, r3, #16
 8002a64:	431a      	orrs	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	061b      	lsls	r3, r3, #24
 8002a6a:	4910      	ldr	r1, [pc, #64]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002a72:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002a74:	2201      	movs	r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a78:	f7ff f878 	bl	8001b6c <HAL_GetTick>
 8002a7c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002a80:	f7ff f874 	bl	8001b6c <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e007      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a9e:	d1ef      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3730      	adds	r7, #48	; 0x30
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	42470070 	.word	0x42470070

08002ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ab8:	b0ae      	sub	sp, #184	; 0xb8
 8002aba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ada:	4bcb      	ldr	r3, [pc, #812]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	f200 8206 	bhi.w	8002ef4 <HAL_RCC_GetSysClockFreq+0x440>
 8002ae8:	a201      	add	r2, pc, #4	; (adr r2, 8002af0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aee:	bf00      	nop
 8002af0:	08002b25 	.word	0x08002b25
 8002af4:	08002ef5 	.word	0x08002ef5
 8002af8:	08002ef5 	.word	0x08002ef5
 8002afc:	08002ef5 	.word	0x08002ef5
 8002b00:	08002b2d 	.word	0x08002b2d
 8002b04:	08002ef5 	.word	0x08002ef5
 8002b08:	08002ef5 	.word	0x08002ef5
 8002b0c:	08002ef5 	.word	0x08002ef5
 8002b10:	08002b35 	.word	0x08002b35
 8002b14:	08002ef5 	.word	0x08002ef5
 8002b18:	08002ef5 	.word	0x08002ef5
 8002b1c:	08002ef5 	.word	0x08002ef5
 8002b20:	08002d25 	.word	0x08002d25
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b24:	4bb9      	ldr	r3, [pc, #740]	; (8002e0c <HAL_RCC_GetSysClockFreq+0x358>)
 8002b26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002b2a:	e1e7      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b2c:	4bb8      	ldr	r3, [pc, #736]	; (8002e10 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002b32:	e1e3      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b34:	4bb4      	ldr	r3, [pc, #720]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b40:	4bb1      	ldr	r3, [pc, #708]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d071      	beq.n	8002c30 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b4c:	4bae      	ldr	r3, [pc, #696]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	2200      	movs	r2, #0
 8002b54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b58:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002b6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b72:	4622      	mov	r2, r4
 8002b74:	462b      	mov	r3, r5
 8002b76:	f04f 0000 	mov.w	r0, #0
 8002b7a:	f04f 0100 	mov.w	r1, #0
 8002b7e:	0159      	lsls	r1, r3, #5
 8002b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b84:	0150      	lsls	r0, r2, #5
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4621      	mov	r1, r4
 8002b8c:	1a51      	subs	r1, r2, r1
 8002b8e:	6439      	str	r1, [r7, #64]	; 0x40
 8002b90:	4629      	mov	r1, r5
 8002b92:	eb63 0301 	sbc.w	r3, r3, r1
 8002b96:	647b      	str	r3, [r7, #68]	; 0x44
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002ba4:	4649      	mov	r1, r9
 8002ba6:	018b      	lsls	r3, r1, #6
 8002ba8:	4641      	mov	r1, r8
 8002baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bae:	4641      	mov	r1, r8
 8002bb0:	018a      	lsls	r2, r1, #6
 8002bb2:	4641      	mov	r1, r8
 8002bb4:	1a51      	subs	r1, r2, r1
 8002bb6:	63b9      	str	r1, [r7, #56]	; 0x38
 8002bb8:	4649      	mov	r1, r9
 8002bba:	eb63 0301 	sbc.w	r3, r3, r1
 8002bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002bcc:	4649      	mov	r1, r9
 8002bce:	00cb      	lsls	r3, r1, #3
 8002bd0:	4641      	mov	r1, r8
 8002bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bd6:	4641      	mov	r1, r8
 8002bd8:	00ca      	lsls	r2, r1, #3
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	4622      	mov	r2, r4
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	633b      	str	r3, [r7, #48]	; 0x30
 8002be6:	462b      	mov	r3, r5
 8002be8:	460a      	mov	r2, r1
 8002bea:	eb42 0303 	adc.w	r3, r2, r3
 8002bee:	637b      	str	r3, [r7, #52]	; 0x34
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	f04f 0300 	mov.w	r3, #0
 8002bf8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002bfc:	4629      	mov	r1, r5
 8002bfe:	024b      	lsls	r3, r1, #9
 8002c00:	4621      	mov	r1, r4
 8002c02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c06:	4621      	mov	r1, r4
 8002c08:	024a      	lsls	r2, r1, #9
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c12:	2200      	movs	r2, #0
 8002c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c1c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002c20:	f7fd fb5e 	bl	80002e0 <__aeabi_uldivmod>
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4613      	mov	r3, r2
 8002c2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c2e:	e067      	b.n	8002d00 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c30:	4b75      	ldr	r3, [pc, #468]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	099b      	lsrs	r3, r3, #6
 8002c36:	2200      	movs	r2, #0
 8002c38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002c3c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002c40:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c48:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002c4e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002c52:	4622      	mov	r2, r4
 8002c54:	462b      	mov	r3, r5
 8002c56:	f04f 0000 	mov.w	r0, #0
 8002c5a:	f04f 0100 	mov.w	r1, #0
 8002c5e:	0159      	lsls	r1, r3, #5
 8002c60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c64:	0150      	lsls	r0, r2, #5
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	1a51      	subs	r1, r2, r1
 8002c6e:	62b9      	str	r1, [r7, #40]	; 0x28
 8002c70:	4629      	mov	r1, r5
 8002c72:	eb63 0301 	sbc.w	r3, r3, r1
 8002c76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c78:	f04f 0200 	mov.w	r2, #0
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002c84:	4649      	mov	r1, r9
 8002c86:	018b      	lsls	r3, r1, #6
 8002c88:	4641      	mov	r1, r8
 8002c8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c8e:	4641      	mov	r1, r8
 8002c90:	018a      	lsls	r2, r1, #6
 8002c92:	4641      	mov	r1, r8
 8002c94:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c98:	4649      	mov	r1, r9
 8002c9a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	f04f 0300 	mov.w	r3, #0
 8002ca6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002caa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002cae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cb2:	4692      	mov	sl, r2
 8002cb4:	469b      	mov	fp, r3
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	eb1a 0303 	adds.w	r3, sl, r3
 8002cbc:	623b      	str	r3, [r7, #32]
 8002cbe:	462b      	mov	r3, r5
 8002cc0:	eb4b 0303 	adc.w	r3, fp, r3
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc6:	f04f 0200 	mov.w	r2, #0
 8002cca:	f04f 0300 	mov.w	r3, #0
 8002cce:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002cd2:	4629      	mov	r1, r5
 8002cd4:	028b      	lsls	r3, r1, #10
 8002cd6:	4621      	mov	r1, r4
 8002cd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cdc:	4621      	mov	r1, r4
 8002cde:	028a      	lsls	r2, r1, #10
 8002ce0:	4610      	mov	r0, r2
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ce8:	2200      	movs	r2, #0
 8002cea:	673b      	str	r3, [r7, #112]	; 0x70
 8002cec:	677a      	str	r2, [r7, #116]	; 0x74
 8002cee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002cf2:	f7fd faf5 	bl	80002e0 <__aeabi_uldivmod>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d00:	4b41      	ldr	r3, [pc, #260]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	0c1b      	lsrs	r3, r3, #16
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002d12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002d16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002d22:	e0eb      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d24:	4b38      	ldr	r3, [pc, #224]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d30:	4b35      	ldr	r3, [pc, #212]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d06b      	beq.n	8002e14 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d3c:	4b32      	ldr	r3, [pc, #200]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	099b      	lsrs	r3, r3, #6
 8002d42:	2200      	movs	r2, #0
 8002d44:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d46:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002d48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d4e:	663b      	str	r3, [r7, #96]	; 0x60
 8002d50:	2300      	movs	r3, #0
 8002d52:	667b      	str	r3, [r7, #100]	; 0x64
 8002d54:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002d58:	4622      	mov	r2, r4
 8002d5a:	462b      	mov	r3, r5
 8002d5c:	f04f 0000 	mov.w	r0, #0
 8002d60:	f04f 0100 	mov.w	r1, #0
 8002d64:	0159      	lsls	r1, r3, #5
 8002d66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d6a:	0150      	lsls	r0, r2, #5
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4621      	mov	r1, r4
 8002d72:	1a51      	subs	r1, r2, r1
 8002d74:	61b9      	str	r1, [r7, #24]
 8002d76:	4629      	mov	r1, r5
 8002d78:	eb63 0301 	sbc.w	r3, r3, r1
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	f04f 0200 	mov.w	r2, #0
 8002d82:	f04f 0300 	mov.w	r3, #0
 8002d86:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d8a:	4659      	mov	r1, fp
 8002d8c:	018b      	lsls	r3, r1, #6
 8002d8e:	4651      	mov	r1, sl
 8002d90:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d94:	4651      	mov	r1, sl
 8002d96:	018a      	lsls	r2, r1, #6
 8002d98:	4651      	mov	r1, sl
 8002d9a:	ebb2 0801 	subs.w	r8, r2, r1
 8002d9e:	4659      	mov	r1, fp
 8002da0:	eb63 0901 	sbc.w	r9, r3, r1
 8002da4:	f04f 0200 	mov.w	r2, #0
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002db0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002db4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002db8:	4690      	mov	r8, r2
 8002dba:	4699      	mov	r9, r3
 8002dbc:	4623      	mov	r3, r4
 8002dbe:	eb18 0303 	adds.w	r3, r8, r3
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	462b      	mov	r3, r5
 8002dc6:	eb49 0303 	adc.w	r3, r9, r3
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002dd8:	4629      	mov	r1, r5
 8002dda:	024b      	lsls	r3, r1, #9
 8002ddc:	4621      	mov	r1, r4
 8002dde:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002de2:	4621      	mov	r1, r4
 8002de4:	024a      	lsls	r2, r1, #9
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002dee:	2200      	movs	r2, #0
 8002df0:	65bb      	str	r3, [r7, #88]	; 0x58
 8002df2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002df4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002df8:	f7fd fa72 	bl	80002e0 <__aeabi_uldivmod>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4613      	mov	r3, r2
 8002e02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e06:	e065      	b.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x420>
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	00f42400 	.word	0x00f42400
 8002e10:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e14:	4b3d      	ldr	r3, [pc, #244]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x458>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	099b      	lsrs	r3, r3, #6
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	4611      	mov	r1, r2
 8002e20:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e24:	653b      	str	r3, [r7, #80]	; 0x50
 8002e26:	2300      	movs	r3, #0
 8002e28:	657b      	str	r3, [r7, #84]	; 0x54
 8002e2a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002e2e:	4642      	mov	r2, r8
 8002e30:	464b      	mov	r3, r9
 8002e32:	f04f 0000 	mov.w	r0, #0
 8002e36:	f04f 0100 	mov.w	r1, #0
 8002e3a:	0159      	lsls	r1, r3, #5
 8002e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e40:	0150      	lsls	r0, r2, #5
 8002e42:	4602      	mov	r2, r0
 8002e44:	460b      	mov	r3, r1
 8002e46:	4641      	mov	r1, r8
 8002e48:	1a51      	subs	r1, r2, r1
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	4649      	mov	r1, r9
 8002e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002e60:	4659      	mov	r1, fp
 8002e62:	018b      	lsls	r3, r1, #6
 8002e64:	4651      	mov	r1, sl
 8002e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e6a:	4651      	mov	r1, sl
 8002e6c:	018a      	lsls	r2, r1, #6
 8002e6e:	4651      	mov	r1, sl
 8002e70:	1a54      	subs	r4, r2, r1
 8002e72:	4659      	mov	r1, fp
 8002e74:	eb63 0501 	sbc.w	r5, r3, r1
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	00eb      	lsls	r3, r5, #3
 8002e82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e86:	00e2      	lsls	r2, r4, #3
 8002e88:	4614      	mov	r4, r2
 8002e8a:	461d      	mov	r5, r3
 8002e8c:	4643      	mov	r3, r8
 8002e8e:	18e3      	adds	r3, r4, r3
 8002e90:	603b      	str	r3, [r7, #0]
 8002e92:	464b      	mov	r3, r9
 8002e94:	eb45 0303 	adc.w	r3, r5, r3
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	f04f 0300 	mov.w	r3, #0
 8002ea2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ea6:	4629      	mov	r1, r5
 8002ea8:	028b      	lsls	r3, r1, #10
 8002eaa:	4621      	mov	r1, r4
 8002eac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	028a      	lsls	r2, r1, #10
 8002eb4:	4610      	mov	r0, r2
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ec0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002ec2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ec6:	f7fd fa0b 	bl	80002e0 <__aeabi_uldivmod>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4613      	mov	r3, r2
 8002ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x458>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	0f1b      	lsrs	r3, r3, #28
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002ee2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002ee6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002ef2:	e003      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002efa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	37b8      	adds	r7, #184	; 0xb8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	00f42400 	.word	0x00f42400

08002f14 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e28d      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 8083 	beq.w	800303a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002f34:	4b94      	ldr	r3, [pc, #592]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 030c 	and.w	r3, r3, #12
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d019      	beq.n	8002f74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002f40:	4b91      	ldr	r3, [pc, #580]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d106      	bne.n	8002f5a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002f4c:	4b8e      	ldr	r3, [pc, #568]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f58:	d00c      	beq.n	8002f74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f5a:	4b8b      	ldr	r3, [pc, #556]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002f62:	2b0c      	cmp	r3, #12
 8002f64:	d112      	bne.n	8002f8c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f66:	4b88      	ldr	r3, [pc, #544]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f72:	d10b      	bne.n	8002f8c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f74:	4b84      	ldr	r3, [pc, #528]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d05b      	beq.n	8003038 <HAL_RCC_OscConfig+0x124>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d157      	bne.n	8003038 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e25a      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f94:	d106      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x90>
 8002f96:	4b7c      	ldr	r3, [pc, #496]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a7b      	ldr	r2, [pc, #492]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e01d      	b.n	8002fe0 <HAL_RCC_OscConfig+0xcc>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0xb4>
 8002fae:	4b76      	ldr	r3, [pc, #472]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a75      	ldr	r2, [pc, #468]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b73      	ldr	r3, [pc, #460]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a72      	ldr	r2, [pc, #456]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_RCC_OscConfig+0xcc>
 8002fc8:	4b6f      	ldr	r3, [pc, #444]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a6e      	ldr	r2, [pc, #440]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	4b6c      	ldr	r3, [pc, #432]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a6b      	ldr	r2, [pc, #428]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8002fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d013      	beq.n	8003010 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe8:	f7fe fdc0 	bl	8001b6c <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ff0:	f7fe fdbc 	bl	8001b6c <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b64      	cmp	r3, #100	; 0x64
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e21f      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003002:	4b61      	ldr	r3, [pc, #388]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0xdc>
 800300e:	e014      	b.n	800303a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003010:	f7fe fdac 	bl	8001b6c <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003016:	e008      	b.n	800302a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003018:	f7fe fda8 	bl	8001b6c <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b64      	cmp	r3, #100	; 0x64
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e20b      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800302a:	4b57      	ldr	r3, [pc, #348]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1f0      	bne.n	8003018 <HAL_RCC_OscConfig+0x104>
 8003036:	e000      	b.n	800303a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d06f      	beq.n	8003126 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003046:	4b50      	ldr	r3, [pc, #320]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	2b00      	cmp	r3, #0
 8003050:	d017      	beq.n	8003082 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003052:	4b4d      	ldr	r3, [pc, #308]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800305a:	2b08      	cmp	r3, #8
 800305c:	d105      	bne.n	800306a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800305e:	4b4a      	ldr	r3, [pc, #296]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00b      	beq.n	8003082 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800306a:	4b47      	ldr	r3, [pc, #284]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003072:	2b0c      	cmp	r3, #12
 8003074:	d11c      	bne.n	80030b0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003076:	4b44      	ldr	r3, [pc, #272]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d116      	bne.n	80030b0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003082:	4b41      	ldr	r3, [pc, #260]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d005      	beq.n	800309a <HAL_RCC_OscConfig+0x186>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d001      	beq.n	800309a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e1d3      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309a:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4937      	ldr	r1, [pc, #220]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ae:	e03a      	b.n	8003126 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d020      	beq.n	80030fa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030b8:	4b34      	ldr	r3, [pc, #208]	; (800318c <HAL_RCC_OscConfig+0x278>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030be:	f7fe fd55 	bl	8001b6c <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030c6:	f7fe fd51 	bl	8001b6c <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e1b4      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d8:	4b2b      	ldr	r3, [pc, #172]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e4:	4b28      	ldr	r3, [pc, #160]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	4925      	ldr	r1, [pc, #148]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	600b      	str	r3, [r1, #0]
 80030f8:	e015      	b.n	8003126 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030fa:	4b24      	ldr	r3, [pc, #144]	; (800318c <HAL_RCC_OscConfig+0x278>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003100:	f7fe fd34 	bl	8001b6c <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003108:	f7fe fd30 	bl	8001b6c <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e193      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311a:	4b1b      	ldr	r3, [pc, #108]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f0      	bne.n	8003108 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d036      	beq.n	80031a0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d016      	beq.n	8003168 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800313a:	4b15      	ldr	r3, [pc, #84]	; (8003190 <HAL_RCC_OscConfig+0x27c>)
 800313c:	2201      	movs	r2, #1
 800313e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003140:	f7fe fd14 	bl	8001b6c <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003148:	f7fe fd10 	bl	8001b6c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e173      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800315a:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800315c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x234>
 8003166:	e01b      	b.n	80031a0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003168:	4b09      	ldr	r3, [pc, #36]	; (8003190 <HAL_RCC_OscConfig+0x27c>)
 800316a:	2200      	movs	r2, #0
 800316c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316e:	f7fe fcfd 	bl	8001b6c <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003174:	e00e      	b.n	8003194 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003176:	f7fe fcf9 	bl	8001b6c <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d907      	bls.n	8003194 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e15c      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
 8003188:	40023800 	.word	0x40023800
 800318c:	42470000 	.word	0x42470000
 8003190:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003194:	4b8a      	ldr	r3, [pc, #552]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003196:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1ea      	bne.n	8003176 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8097 	beq.w	80032dc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ae:	2300      	movs	r3, #0
 80031b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031b2:	4b83      	ldr	r3, [pc, #524]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10f      	bne.n	80031de <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031be:	2300      	movs	r3, #0
 80031c0:	60bb      	str	r3, [r7, #8]
 80031c2:	4b7f      	ldr	r3, [pc, #508]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	4a7e      	ldr	r2, [pc, #504]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80031c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031cc:	6413      	str	r3, [r2, #64]	; 0x40
 80031ce:	4b7c      	ldr	r3, [pc, #496]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031da:	2301      	movs	r3, #1
 80031dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031de:	4b79      	ldr	r3, [pc, #484]	; (80033c4 <HAL_RCC_OscConfig+0x4b0>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d118      	bne.n	800321c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ea:	4b76      	ldr	r3, [pc, #472]	; (80033c4 <HAL_RCC_OscConfig+0x4b0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a75      	ldr	r2, [pc, #468]	; (80033c4 <HAL_RCC_OscConfig+0x4b0>)
 80031f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031f6:	f7fe fcb9 	bl	8001b6c <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fc:	e008      	b.n	8003210 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fe:	f7fe fcb5 	bl	8001b6c <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e118      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003210:	4b6c      	ldr	r3, [pc, #432]	; (80033c4 <HAL_RCC_OscConfig+0x4b0>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0f0      	beq.n	80031fe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d106      	bne.n	8003232 <HAL_RCC_OscConfig+0x31e>
 8003224:	4b66      	ldr	r3, [pc, #408]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003228:	4a65      	ldr	r2, [pc, #404]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	6713      	str	r3, [r2, #112]	; 0x70
 8003230:	e01c      	b.n	800326c <HAL_RCC_OscConfig+0x358>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b05      	cmp	r3, #5
 8003238:	d10c      	bne.n	8003254 <HAL_RCC_OscConfig+0x340>
 800323a:	4b61      	ldr	r3, [pc, #388]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800323c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800323e:	4a60      	ldr	r2, [pc, #384]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003240:	f043 0304 	orr.w	r3, r3, #4
 8003244:	6713      	str	r3, [r2, #112]	; 0x70
 8003246:	4b5e      	ldr	r3, [pc, #376]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324a:	4a5d      	ldr	r2, [pc, #372]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800324c:	f043 0301 	orr.w	r3, r3, #1
 8003250:	6713      	str	r3, [r2, #112]	; 0x70
 8003252:	e00b      	b.n	800326c <HAL_RCC_OscConfig+0x358>
 8003254:	4b5a      	ldr	r3, [pc, #360]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003258:	4a59      	ldr	r2, [pc, #356]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800325a:	f023 0301 	bic.w	r3, r3, #1
 800325e:	6713      	str	r3, [r2, #112]	; 0x70
 8003260:	4b57      	ldr	r3, [pc, #348]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003264:	4a56      	ldr	r2, [pc, #344]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003266:	f023 0304 	bic.w	r3, r3, #4
 800326a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d015      	beq.n	80032a0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003274:	f7fe fc7a 	bl	8001b6c <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327a:	e00a      	b.n	8003292 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800327c:	f7fe fc76 	bl	8001b6c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	f241 3288 	movw	r2, #5000	; 0x1388
 800328a:	4293      	cmp	r3, r2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e0d7      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003292:	4b4b      	ldr	r3, [pc, #300]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0ee      	beq.n	800327c <HAL_RCC_OscConfig+0x368>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a0:	f7fe fc64 	bl	8001b6c <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a6:	e00a      	b.n	80032be <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032a8:	f7fe fc60 	bl	8001b6c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e0c1      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032be:	4b40      	ldr	r3, [pc, #256]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80032c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1ee      	bne.n	80032a8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d105      	bne.n	80032dc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d0:	4b3b      	ldr	r3, [pc, #236]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	4a3a      	ldr	r2, [pc, #232]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80ad 	beq.w	8003440 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032e6:	4b36      	ldr	r3, [pc, #216]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d060      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d145      	bne.n	8003386 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	4b33      	ldr	r3, [pc, #204]	; (80033c8 <HAL_RCC_OscConfig+0x4b4>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003300:	f7fe fc34 	bl	8001b6c <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003308:	f7fe fc30 	bl	8001b6c <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e093      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331a:	4b29      	ldr	r3, [pc, #164]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	019b      	lsls	r3, r3, #6
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	3b01      	subs	r3, #1
 8003340:	041b      	lsls	r3, r3, #16
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003348:	061b      	lsls	r3, r3, #24
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003350:	071b      	lsls	r3, r3, #28
 8003352:	491b      	ldr	r1, [pc, #108]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003358:	4b1b      	ldr	r3, [pc, #108]	; (80033c8 <HAL_RCC_OscConfig+0x4b4>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7fe fc05 	bl	8001b6c <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003366:	f7fe fc01 	bl	8001b6c <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e064      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x452>
 8003384:	e05c      	b.n	8003440 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003386:	4b10      	ldr	r3, [pc, #64]	; (80033c8 <HAL_RCC_OscConfig+0x4b4>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fe fbee 	bl	8001b6c <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003394:	f7fe fbea 	bl	8001b6c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e04d      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_RCC_OscConfig+0x4ac>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0x480>
 80033b2:	e045      	b.n	8003440 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d107      	bne.n	80033cc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e040      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
 80033c0:	40023800 	.word	0x40023800
 80033c4:	40007000 	.word	0x40007000
 80033c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033cc:	4b1f      	ldr	r3, [pc, #124]	; (800344c <HAL_RCC_OscConfig+0x538>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d030      	beq.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d129      	bne.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d122      	bne.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033fc:	4013      	ands	r3, r2
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003402:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003404:	4293      	cmp	r3, r2
 8003406:	d119      	bne.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003412:	085b      	lsrs	r3, r3, #1
 8003414:	3b01      	subs	r3, #1
 8003416:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d10f      	bne.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003426:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003428:	429a      	cmp	r2, r3
 800342a:	d107      	bne.n	800343c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003436:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40023800 	.word	0x40023800

08003450 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e066      	b.n	8003534 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	7f5b      	ldrb	r3, [r3, #29]
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d105      	bne.n	800347c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f7fd fdde 	bl	8001038 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	22ca      	movs	r2, #202	; 0xca
 8003488:	625a      	str	r2, [r3, #36]	; 0x24
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2253      	movs	r2, #83	; 0x53
 8003490:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fa45 	bl	8003922 <RTC_EnterInitMode>
 8003498:	4603      	mov	r3, r0
 800349a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d12c      	bne.n	80034fc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80034b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034b4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6899      	ldr	r1, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	431a      	orrs	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	68d2      	ldr	r2, [r2, #12]
 80034dc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6919      	ldr	r1, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	041a      	lsls	r2, r3, #16
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 fa4c 	bl	8003990 <RTC_ExitInitMode>
 80034f8:	4603      	mov	r3, r0
 80034fa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d113      	bne.n	800352a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003510:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699a      	ldr	r2, [r3, #24]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	22ff      	movs	r2, #255	; 0xff
 8003530:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003532:	7bfb      	ldrb	r3, [r7, #15]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800353c:	b590      	push	{r4, r7, lr}
 800353e:	b087      	sub	sp, #28
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	7f1b      	ldrb	r3, [r3, #28]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <HAL_RTC_SetTime+0x1c>
 8003554:	2302      	movs	r3, #2
 8003556:	e087      	b.n	8003668 <HAL_RTC_SetTime+0x12c>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2201      	movs	r2, #1
 800355c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2202      	movs	r2, #2
 8003562:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d126      	bne.n	80035b8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003574:	2b00      	cmp	r3, #0
 8003576:	d102      	bne.n	800357e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2200      	movs	r2, #0
 800357c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f000 fa29 	bl	80039da <RTC_ByteToBcd2>
 8003588:	4603      	mov	r3, r0
 800358a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	785b      	ldrb	r3, [r3, #1]
 8003590:	4618      	mov	r0, r3
 8003592:	f000 fa22 	bl	80039da <RTC_ByteToBcd2>
 8003596:	4603      	mov	r3, r0
 8003598:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800359a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	789b      	ldrb	r3, [r3, #2]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 fa1a 	bl	80039da <RTC_ByteToBcd2>
 80035a6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035a8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	78db      	ldrb	r3, [r3, #3]
 80035b0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035b2:	4313      	orrs	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	e018      	b.n	80035ea <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d102      	bne.n	80035cc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2200      	movs	r2, #0
 80035ca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	785b      	ldrb	r3, [r3, #1]
 80035d6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035d8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035de:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	78db      	ldrb	r3, [r3, #3]
 80035e4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	22ca      	movs	r2, #202	; 0xca
 80035f0:	625a      	str	r2, [r3, #36]	; 0x24
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2253      	movs	r2, #83	; 0x53
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f991 	bl	8003922 <RTC_EnterInitMode>
 8003600:	4603      	mov	r3, r0
 8003602:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003604:	7cfb      	ldrb	r3, [r7, #19]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d120      	bne.n	800364c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003614:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003618:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003628:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6899      	ldr	r1, [r3, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	68da      	ldr	r2, [r3, #12]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	431a      	orrs	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 f9a4 	bl	8003990 <RTC_ExitInitMode>
 8003648:	4603      	mov	r3, r0
 800364a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800364c:	7cfb      	ldrb	r3, [r7, #19]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2201      	movs	r2, #1
 8003656:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	22ff      	movs	r2, #255	; 0xff
 800365e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	771a      	strb	r2, [r3, #28]

  return status;
 8003666:	7cfb      	ldrb	r3, [r7, #19]
}
 8003668:	4618      	mov	r0, r3
 800366a:	371c      	adds	r7, #28
 800366c:	46bd      	mov	sp, r7
 800366e:	bd90      	pop	{r4, r7, pc}

08003670 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80036a2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80036a6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	0c1b      	lsrs	r3, r3, #16
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	0a1b      	lsrs	r3, r3, #8
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	0d9b      	lsrs	r3, r3, #22
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d11a      	bne.n	8003722 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 f98f 	bl	8003a14 <RTC_Bcd2ToByte>
 80036f6:	4603      	mov	r3, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	785b      	ldrb	r3, [r3, #1]
 8003702:	4618      	mov	r0, r3
 8003704:	f000 f986 	bl	8003a14 <RTC_Bcd2ToByte>
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	789b      	ldrb	r3, [r3, #2]
 8003714:	4618      	mov	r0, r3
 8003716:	f000 f97d 	bl	8003a14 <RTC_Bcd2ToByte>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800372c:	b590      	push	{r4, r7, lr}
 800372e:	b087      	sub	sp, #28
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	7f1b      	ldrb	r3, [r3, #28]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_RTC_SetDate+0x1c>
 8003744:	2302      	movs	r3, #2
 8003746:	e071      	b.n	800382c <HAL_RTC_SetDate+0x100>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2201      	movs	r2, #1
 800374c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2202      	movs	r2, #2
 8003752:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10e      	bne.n	8003778 <HAL_RTC_SetDate+0x4c>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	785b      	ldrb	r3, [r3, #1]
 800375e:	f003 0310 	and.w	r3, r3, #16
 8003762:	2b00      	cmp	r3, #0
 8003764:	d008      	beq.n	8003778 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	785b      	ldrb	r3, [r3, #1]
 800376a:	f023 0310 	bic.w	r3, r3, #16
 800376e:	b2db      	uxtb	r3, r3
 8003770:	330a      	adds	r3, #10
 8003772:	b2da      	uxtb	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d11c      	bne.n	80037b8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	78db      	ldrb	r3, [r3, #3]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f929 	bl	80039da <RTC_ByteToBcd2>
 8003788:	4603      	mov	r3, r0
 800378a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	785b      	ldrb	r3, [r3, #1]
 8003790:	4618      	mov	r0, r3
 8003792:	f000 f922 	bl	80039da <RTC_ByteToBcd2>
 8003796:	4603      	mov	r3, r0
 8003798:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800379a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	789b      	ldrb	r3, [r3, #2]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 f91a 	bl	80039da <RTC_ByteToBcd2>
 80037a6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80037a8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80037b2:	4313      	orrs	r3, r2
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	e00e      	b.n	80037d6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	78db      	ldrb	r3, [r3, #3]
 80037bc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	785b      	ldrb	r3, [r3, #1]
 80037c2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037c4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80037ca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	22ca      	movs	r2, #202	; 0xca
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2253      	movs	r2, #83	; 0x53
 80037e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f89b 	bl	8003922 <RTC_EnterInitMode>
 80037ec:	4603      	mov	r3, r0
 80037ee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80037f0:	7cfb      	ldrb	r3, [r7, #19]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10c      	bne.n	8003810 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003800:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003804:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f8c2 	bl	8003990 <RTC_ExitInitMode>
 800380c:	4603      	mov	r3, r0
 800380e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003810:	7cfb      	ldrb	r3, [r7, #19]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d102      	bne.n	800381c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2201      	movs	r2, #1
 800381a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	22ff      	movs	r2, #255	; 0xff
 8003822:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	771a      	strb	r2, [r3, #28]

  return status;
 800382a:	7cfb      	ldrb	r3, [r7, #19]
}
 800382c:	4618      	mov	r0, r3
 800382e:	371c      	adds	r7, #28
 8003830:	46bd      	mov	sp, r7
 8003832:	bd90      	pop	{r4, r7, pc}

08003834 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800384e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003852:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	0c1b      	lsrs	r3, r3, #16
 8003858:	b2da      	uxtb	r2, r3
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	0a1b      	lsrs	r3, r3, #8
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f003 031f 	and.w	r3, r3, #31
 8003868:	b2da      	uxtb	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003876:	b2da      	uxtb	r2, r3
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	0b5b      	lsrs	r3, r3, #13
 8003880:	b2db      	uxtb	r3, r3
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	b2da      	uxtb	r2, r3
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d11a      	bne.n	80038c8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	78db      	ldrb	r3, [r3, #3]
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f8bc 	bl	8003a14 <RTC_Bcd2ToByte>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	785b      	ldrb	r3, [r3, #1]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 f8b3 	bl	8003a14 <RTC_Bcd2ToByte>
 80038ae:	4603      	mov	r3, r0
 80038b0:	461a      	mov	r2, r3
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	789b      	ldrb	r3, [r3, #2]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 f8aa 	bl	8003a14 <RTC_Bcd2ToByte>
 80038c0:	4603      	mov	r3, r0
 80038c2:	461a      	mov	r2, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68da      	ldr	r2, [r3, #12]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038ec:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038ee:	f7fe f93d 	bl	8001b6c <HAL_GetTick>
 80038f2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80038f4:	e009      	b.n	800390a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038f6:	f7fe f939 	bl	8001b6c <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003904:	d901      	bls.n	800390a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e007      	b.n	800391a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f003 0320 	and.w	r3, r3, #32
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0ee      	beq.n	80038f6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	d122      	bne.n	8003986 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68da      	ldr	r2, [r3, #12]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800394e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003950:	f7fe f90c 	bl	8001b6c <HAL_GetTick>
 8003954:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003956:	e00c      	b.n	8003972 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003958:	f7fe f908 	bl	8001b6c <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003966:	d904      	bls.n	8003972 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2204      	movs	r2, #4
 800396c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397c:	2b00      	cmp	r3, #0
 800397e:	d102      	bne.n	8003986 <RTC_EnterInitMode+0x64>
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d1e8      	bne.n	8003958 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003986:	7bfb      	ldrb	r3, [r7, #15]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039aa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0320 	and.w	r3, r3, #32
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10a      	bne.n	80039d0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7ff ff89 	bl	80038d2 <HAL_RTC_WaitForSynchro>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d004      	beq.n	80039d0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2204      	movs	r2, #4
 80039ca:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80039da:	b480      	push	{r7}
 80039dc:	b085      	sub	sp, #20
 80039de:	af00      	add	r7, sp, #0
 80039e0:	4603      	mov	r3, r0
 80039e2:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80039e8:	e005      	b.n	80039f6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	3301      	adds	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80039f0:	79fb      	ldrb	r3, [r7, #7]
 80039f2:	3b0a      	subs	r3, #10
 80039f4:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	2b09      	cmp	r3, #9
 80039fa:	d8f6      	bhi.n	80039ea <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80039fc:	7bfb      	ldrb	r3, [r7, #15]
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	b2db      	uxtb	r3, r3
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003a22:	79fb      	ldrb	r3, [r7, #7]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	0092      	lsls	r2, r2, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	f003 030f 	and.w	r3, r3, #15
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	b2db      	uxtb	r3, r3
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e041      	b.n	8003ae2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d106      	bne.n	8003a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f839 	bl	8003aea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3304      	adds	r3, #4
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4610      	mov	r0, r2
 8003a8c:	f000 f9d8 	bl	8003e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
	...

08003b00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d001      	beq.n	8003b18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e04e      	b.n	8003bb6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68da      	ldr	r2, [r3, #12]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0201 	orr.w	r2, r2, #1
 8003b2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a23      	ldr	r2, [pc, #140]	; (8003bc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d022      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b42:	d01d      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1f      	ldr	r2, [pc, #124]	; (8003bc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d018      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a1e      	ldr	r2, [pc, #120]	; (8003bcc <HAL_TIM_Base_Start_IT+0xcc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d013      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00e      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a1b      	ldr	r2, [pc, #108]	; (8003bd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d009      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a19      	ldr	r2, [pc, #100]	; (8003bd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d004      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x80>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a18      	ldr	r2, [pc, #96]	; (8003bdc <HAL_TIM_Base_Start_IT+0xdc>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d111      	bne.n	8003ba4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2b06      	cmp	r3, #6
 8003b90:	d010      	beq.n	8003bb4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 0201 	orr.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba2:	e007      	b.n	8003bb4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	40000800 	.word	0x40000800
 8003bd0:	40000c00 	.word	0x40000c00
 8003bd4:	40010400 	.word	0x40010400
 8003bd8:	40014000 	.word	0x40014000
 8003bdc:	40001800 	.word	0x40001800

08003be0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d122      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d11b      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0202 	mvn.w	r2, #2
 8003c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f8ee 	bl	8003e04 <HAL_TIM_IC_CaptureCallback>
 8003c28:	e005      	b.n	8003c36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f8e0 	bl	8003df0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f8f1 	bl	8003e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f003 0304 	and.w	r3, r3, #4
 8003c46:	2b04      	cmp	r3, #4
 8003c48:	d122      	bne.n	8003c90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d11b      	bne.n	8003c90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0204 	mvn.w	r2, #4
 8003c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2202      	movs	r2, #2
 8003c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f8c4 	bl	8003e04 <HAL_TIM_IC_CaptureCallback>
 8003c7c:	e005      	b.n	8003c8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f8b6 	bl	8003df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 f8c7 	bl	8003e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d122      	bne.n	8003ce4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d11b      	bne.n	8003ce4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f06f 0208 	mvn.w	r2, #8
 8003cb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2204      	movs	r2, #4
 8003cba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 f89a 	bl	8003e04 <HAL_TIM_IC_CaptureCallback>
 8003cd0:	e005      	b.n	8003cde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f88c 	bl	8003df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f89d 	bl	8003e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b10      	cmp	r3, #16
 8003cf0:	d122      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	f003 0310 	and.w	r3, r3, #16
 8003cfc:	2b10      	cmp	r3, #16
 8003cfe:	d11b      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f06f 0210 	mvn.w	r2, #16
 8003d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2208      	movs	r2, #8
 8003d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f870 	bl	8003e04 <HAL_TIM_IC_CaptureCallback>
 8003d24:	e005      	b.n	8003d32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f862 	bl	8003df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f873 	bl	8003e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10e      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d107      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f06f 0201 	mvn.w	r2, #1
 8003d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7fd f86a 	bl	8000e38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6e:	2b80      	cmp	r3, #128	; 0x80
 8003d70:	d10e      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d7c:	2b80      	cmp	r3, #128	; 0x80
 8003d7e:	d107      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f902 	bl	8003f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9a:	2b40      	cmp	r3, #64	; 0x40
 8003d9c:	d10e      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da8:	2b40      	cmp	r3, #64	; 0x40
 8003daa:	d107      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f838 	bl	8003e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0320 	and.w	r3, r3, #32
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0220 	mvn.w	r2, #32
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f8cc 	bl	8003f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003de8:	bf00      	nop
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a40      	ldr	r2, [pc, #256]	; (8003f54 <TIM_Base_SetConfig+0x114>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d013      	beq.n	8003e80 <TIM_Base_SetConfig+0x40>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e5e:	d00f      	beq.n	8003e80 <TIM_Base_SetConfig+0x40>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a3d      	ldr	r2, [pc, #244]	; (8003f58 <TIM_Base_SetConfig+0x118>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00b      	beq.n	8003e80 <TIM_Base_SetConfig+0x40>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a3c      	ldr	r2, [pc, #240]	; (8003f5c <TIM_Base_SetConfig+0x11c>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d007      	beq.n	8003e80 <TIM_Base_SetConfig+0x40>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a3b      	ldr	r2, [pc, #236]	; (8003f60 <TIM_Base_SetConfig+0x120>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_Base_SetConfig+0x40>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a3a      	ldr	r2, [pc, #232]	; (8003f64 <TIM_Base_SetConfig+0x124>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d108      	bne.n	8003e92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a2f      	ldr	r2, [pc, #188]	; (8003f54 <TIM_Base_SetConfig+0x114>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d02b      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea0:	d027      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a2c      	ldr	r2, [pc, #176]	; (8003f58 <TIM_Base_SetConfig+0x118>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d023      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a2b      	ldr	r2, [pc, #172]	; (8003f5c <TIM_Base_SetConfig+0x11c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d01f      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a2a      	ldr	r2, [pc, #168]	; (8003f60 <TIM_Base_SetConfig+0x120>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01b      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a29      	ldr	r2, [pc, #164]	; (8003f64 <TIM_Base_SetConfig+0x124>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d017      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a28      	ldr	r2, [pc, #160]	; (8003f68 <TIM_Base_SetConfig+0x128>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d013      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a27      	ldr	r2, [pc, #156]	; (8003f6c <TIM_Base_SetConfig+0x12c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d00f      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a26      	ldr	r2, [pc, #152]	; (8003f70 <TIM_Base_SetConfig+0x130>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00b      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a25      	ldr	r2, [pc, #148]	; (8003f74 <TIM_Base_SetConfig+0x134>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d007      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a24      	ldr	r2, [pc, #144]	; (8003f78 <TIM_Base_SetConfig+0x138>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d003      	beq.n	8003ef2 <TIM_Base_SetConfig+0xb2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a23      	ldr	r2, [pc, #140]	; (8003f7c <TIM_Base_SetConfig+0x13c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d108      	bne.n	8003f04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a0a      	ldr	r2, [pc, #40]	; (8003f54 <TIM_Base_SetConfig+0x114>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d003      	beq.n	8003f38 <TIM_Base_SetConfig+0xf8>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a0c      	ldr	r2, [pc, #48]	; (8003f64 <TIM_Base_SetConfig+0x124>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d103      	bne.n	8003f40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	615a      	str	r2, [r3, #20]
}
 8003f46:	bf00      	nop
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40010000 	.word	0x40010000
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40000800 	.word	0x40000800
 8003f60:	40000c00 	.word	0x40000c00
 8003f64:	40010400 	.word	0x40010400
 8003f68:	40014000 	.word	0x40014000
 8003f6c:	40014400 	.word	0x40014400
 8003f70:	40014800 	.word	0x40014800
 8003f74:	40001800 	.word	0x40001800
 8003f78:	40001c00 	.word	0x40001c00
 8003f7c:	40002000 	.word	0x40002000

08003f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e03f      	b.n	800403a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d106      	bne.n	8003fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7fd f85c 	bl	800108c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2224      	movs	r2, #36	; 0x24
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fddf 	bl	8004bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695a      	ldr	r2, [r3, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b08a      	sub	sp, #40	; 0x28
 8004046:	af02      	add	r7, sp, #8
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	60b9      	str	r1, [r7, #8]
 800404c:	603b      	str	r3, [r7, #0]
 800404e:	4613      	mov	r3, r2
 8004050:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b20      	cmp	r3, #32
 8004060:	d17c      	bne.n	800415c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_UART_Transmit+0x2c>
 8004068:	88fb      	ldrh	r3, [r7, #6]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e075      	b.n	800415e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004078:	2b01      	cmp	r3, #1
 800407a:	d101      	bne.n	8004080 <HAL_UART_Transmit+0x3e>
 800407c:	2302      	movs	r3, #2
 800407e:	e06e      	b.n	800415e <HAL_UART_Transmit+0x11c>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2221      	movs	r2, #33	; 0x21
 8004092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004096:	f7fd fd69 	bl	8001b6c <HAL_GetTick>
 800409a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	88fa      	ldrh	r2, [r7, #6]
 80040a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	88fa      	ldrh	r2, [r7, #6]
 80040a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040b0:	d108      	bne.n	80040c4 <HAL_UART_Transmit+0x82>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d104      	bne.n	80040c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	61bb      	str	r3, [r7, #24]
 80040c2:	e003      	b.n	80040cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040c8:	2300      	movs	r3, #0
 80040ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80040d4:	e02a      	b.n	800412c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2200      	movs	r2, #0
 80040de:	2180      	movs	r1, #128	; 0x80
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 fb1f 	bl	8004724 <UART_WaitOnFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e036      	b.n	800415e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d10b      	bne.n	800410e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	461a      	mov	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004104:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	3302      	adds	r3, #2
 800410a:	61bb      	str	r3, [r7, #24]
 800410c:	e007      	b.n	800411e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	781a      	ldrb	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	3301      	adds	r3, #1
 800411c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1cf      	bne.n	80040d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2200      	movs	r2, #0
 800413e:	2140      	movs	r1, #64	; 0x40
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 faef 	bl	8004724 <UART_WaitOnFlagUntilTimeout>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e006      	b.n	800415e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	e000      	b.n	800415e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800415c:	2302      	movs	r3, #2
  }
}
 800415e:	4618      	mov	r0, r3
 8004160:	3720      	adds	r7, #32
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b084      	sub	sp, #16
 800416a:	af00      	add	r7, sp, #0
 800416c:	60f8      	str	r0, [r7, #12]
 800416e:	60b9      	str	r1, [r7, #8]
 8004170:	4613      	mov	r3, r2
 8004172:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b20      	cmp	r3, #32
 800417e:	d11d      	bne.n	80041bc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_UART_Receive_IT+0x26>
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e016      	b.n	80041be <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_UART_Receive_IT+0x38>
 800419a:	2302      	movs	r3, #2
 800419c:	e00f      	b.n	80041be <HAL_UART_Receive_IT+0x58>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041ac:	88fb      	ldrh	r3, [r7, #6]
 80041ae:	461a      	mov	r2, r3
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 fb24 	bl	8004800 <UART_Start_Receive_IT>
 80041b8:	4603      	mov	r3, r0
 80041ba:	e000      	b.n	80041be <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
  }
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b0ba      	sub	sp, #232	; 0xe8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80041fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10f      	bne.n	800422e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800420e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004212:	f003 0320 	and.w	r3, r3, #32
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_UART_IRQHandler+0x66>
 800421a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fc07 	bl	8004a3a <UART_Receive_IT>
      return;
 800422c:	e256      	b.n	80046dc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800422e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004232:	2b00      	cmp	r3, #0
 8004234:	f000 80de 	beq.w	80043f4 <HAL_UART_IRQHandler+0x22c>
 8004238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004248:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 80d1 	beq.w	80043f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00b      	beq.n	8004276 <HAL_UART_IRQHandler+0xae>
 800425e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004266:	2b00      	cmp	r3, #0
 8004268:	d005      	beq.n	8004276 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	f043 0201 	orr.w	r2, r3, #1
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800427a:	f003 0304 	and.w	r3, r3, #4
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00b      	beq.n	800429a <HAL_UART_IRQHandler+0xd2>
 8004282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d005      	beq.n	800429a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f043 0202 	orr.w	r2, r3, #2
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800429a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_UART_IRQHandler+0xf6>
 80042a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d005      	beq.n	80042be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f043 0204 	orr.w	r2, r3, #4
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d011      	beq.n	80042ee <HAL_UART_IRQHandler+0x126>
 80042ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ce:	f003 0320 	and.w	r3, r3, #32
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	f043 0208 	orr.w	r2, r3, #8
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 81ed 	beq.w	80046d2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042fc:	f003 0320 	and.w	r3, r3, #32
 8004300:	2b00      	cmp	r3, #0
 8004302:	d008      	beq.n	8004316 <HAL_UART_IRQHandler+0x14e>
 8004304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004308:	f003 0320 	and.w	r3, r3, #32
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 fb92 	bl	8004a3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004320:	2b40      	cmp	r3, #64	; 0x40
 8004322:	bf0c      	ite	eq
 8004324:	2301      	moveq	r3, #1
 8004326:	2300      	movne	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d103      	bne.n	8004342 <HAL_UART_IRQHandler+0x17a>
 800433a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800433e:	2b00      	cmp	r3, #0
 8004340:	d04f      	beq.n	80043e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fa9a 	bl	800487c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004352:	2b40      	cmp	r3, #64	; 0x40
 8004354:	d141      	bne.n	80043da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3314      	adds	r3, #20
 800435c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004360:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004364:	e853 3f00 	ldrex	r3, [r3]
 8004368:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800436c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004370:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004374:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	3314      	adds	r3, #20
 800437e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004382:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004386:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800438e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004392:	e841 2300 	strex	r3, r2, [r1]
 8004396:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800439a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1d9      	bne.n	8004356 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d013      	beq.n	80043d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ae:	4a7d      	ldr	r2, [pc, #500]	; (80045a4 <HAL_UART_IRQHandler+0x3dc>)
 80043b0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fd fd36 	bl	8001e28 <HAL_DMA_Abort_IT>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d016      	beq.n	80043f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043cc:	4610      	mov	r0, r2
 80043ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d0:	e00e      	b.n	80043f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f990 	bl	80046f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d8:	e00a      	b.n	80043f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f98c 	bl	80046f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e0:	e006      	b.n	80043f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f988 	bl	80046f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80043ee:	e170      	b.n	80046d2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f0:	bf00      	nop
    return;
 80043f2:	e16e      	b.n	80046d2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	f040 814a 	bne.w	8004692 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80043fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8143 	beq.w	8004692 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800440c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 813c 	beq.w	8004692 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800441a:	2300      	movs	r3, #0
 800441c:	60bb      	str	r3, [r7, #8]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443a:	2b40      	cmp	r3, #64	; 0x40
 800443c:	f040 80b4 	bne.w	80045a8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800444c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 8140 	beq.w	80046d6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800445a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800445e:	429a      	cmp	r2, r3
 8004460:	f080 8139 	bcs.w	80046d6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800446a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004476:	f000 8088 	beq.w	800458a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	330c      	adds	r3, #12
 8004480:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004484:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004490:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004498:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	330c      	adds	r3, #12
 80044a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80044a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80044aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80044b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80044b6:	e841 2300 	strex	r3, r2, [r1]
 80044ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80044be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1d9      	bne.n	800447a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3314      	adds	r3, #20
 80044cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80044d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3314      	adds	r3, #20
 80044e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044ea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044ee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044f6:	e841 2300 	strex	r3, r2, [r1]
 80044fa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e1      	bne.n	80044c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	3314      	adds	r3, #20
 8004508:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800450c:	e853 3f00 	ldrex	r3, [r3]
 8004510:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004512:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004518:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3314      	adds	r3, #20
 8004522:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004526:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004528:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800452c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004534:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e3      	bne.n	8004502 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004552:	e853 3f00 	ldrex	r3, [r3]
 8004556:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800455a:	f023 0310 	bic.w	r3, r3, #16
 800455e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	330c      	adds	r3, #12
 8004568:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800456c:	65ba      	str	r2, [r7, #88]	; 0x58
 800456e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004570:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004572:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004574:	e841 2300 	strex	r3, r2, [r1]
 8004578:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800457a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1e3      	bne.n	8004548 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004584:	4618      	mov	r0, r3
 8004586:	f7fd fbdf 	bl	8001d48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004592:	b29b      	uxth	r3, r3
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	b29b      	uxth	r3, r3
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f8b6 	bl	800470c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045a0:	e099      	b.n	80046d6 <HAL_UART_IRQHandler+0x50e>
 80045a2:	bf00      	nop
 80045a4:	08004943 	.word	0x08004943
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 808b 	beq.w	80046da <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80045c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8086 	beq.w	80046da <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d8:	e853 3f00 	ldrex	r3, [r3]
 80045dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80045f2:	647a      	str	r2, [r7, #68]	; 0x44
 80045f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045fa:	e841 2300 	strex	r3, r2, [r1]
 80045fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1e3      	bne.n	80045ce <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3314      	adds	r3, #20
 800460c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004610:	e853 3f00 	ldrex	r3, [r3]
 8004614:	623b      	str	r3, [r7, #32]
   return(result);
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	3314      	adds	r3, #20
 8004626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800462a:	633a      	str	r2, [r7, #48]	; 0x30
 800462c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004632:	e841 2300 	strex	r3, r2, [r1]
 8004636:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e3      	bne.n	8004606 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	330c      	adds	r3, #12
 8004652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	e853 3f00 	ldrex	r3, [r3]
 800465a:	60fb      	str	r3, [r7, #12]
   return(result);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f023 0310 	bic.w	r3, r3, #16
 8004662:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	330c      	adds	r3, #12
 800466c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004670:	61fa      	str	r2, [r7, #28]
 8004672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004674:	69b9      	ldr	r1, [r7, #24]
 8004676:	69fa      	ldr	r2, [r7, #28]
 8004678:	e841 2300 	strex	r3, r2, [r1]
 800467c:	617b      	str	r3, [r7, #20]
   return(result);
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1e3      	bne.n	800464c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004684:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004688:	4619      	mov	r1, r3
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f83e 	bl	800470c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004690:	e023      	b.n	80046da <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469a:	2b00      	cmp	r3, #0
 800469c:	d009      	beq.n	80046b2 <HAL_UART_IRQHandler+0x4ea>
 800469e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f95d 	bl	800496a <UART_Transmit_IT>
    return;
 80046b0:	e014      	b.n	80046dc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00e      	beq.n	80046dc <HAL_UART_IRQHandler+0x514>
 80046be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d008      	beq.n	80046dc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f99d 	bl	8004a0a <UART_EndTransmit_IT>
    return;
 80046d0:	e004      	b.n	80046dc <HAL_UART_IRQHandler+0x514>
    return;
 80046d2:	bf00      	nop
 80046d4:	e002      	b.n	80046dc <HAL_UART_IRQHandler+0x514>
      return;
 80046d6:	bf00      	nop
 80046d8:	e000      	b.n	80046dc <HAL_UART_IRQHandler+0x514>
      return;
 80046da:	bf00      	nop
  }
}
 80046dc:	37e8      	adds	r7, #232	; 0xe8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop

080046e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b090      	sub	sp, #64	; 0x40
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	603b      	str	r3, [r7, #0]
 8004730:	4613      	mov	r3, r2
 8004732:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004734:	e050      	b.n	80047d8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004738:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800473c:	d04c      	beq.n	80047d8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800473e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <UART_WaitOnFlagUntilTimeout+0x30>
 8004744:	f7fd fa12 	bl	8001b6c <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004750:	429a      	cmp	r2, r3
 8004752:	d241      	bcs.n	80047d8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	330c      	adds	r3, #12
 800475a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475e:	e853 3f00 	ldrex	r3, [r3]
 8004762:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004766:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800476a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	330c      	adds	r3, #12
 8004772:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004774:	637a      	str	r2, [r7, #52]	; 0x34
 8004776:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004778:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800477a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800477c:	e841 2300 	strex	r3, r2, [r1]
 8004780:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1e5      	bne.n	8004754 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3314      	adds	r3, #20
 800478e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	e853 3f00 	ldrex	r3, [r3]
 8004796:	613b      	str	r3, [r7, #16]
   return(result);
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	f023 0301 	bic.w	r3, r3, #1
 800479e:	63bb      	str	r3, [r7, #56]	; 0x38
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3314      	adds	r3, #20
 80047a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047a8:	623a      	str	r2, [r7, #32]
 80047aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ac:	69f9      	ldr	r1, [r7, #28]
 80047ae:	6a3a      	ldr	r2, [r7, #32]
 80047b0:	e841 2300 	strex	r3, r2, [r1]
 80047b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1e5      	bne.n	8004788 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2220      	movs	r2, #32
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e00f      	b.n	80047f8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4013      	ands	r3, r2
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	bf0c      	ite	eq
 80047e8:	2301      	moveq	r3, #1
 80047ea:	2300      	movne	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d09f      	beq.n	8004736 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3740      	adds	r7, #64	; 0x40
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	4613      	mov	r3, r2
 800480c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	88fa      	ldrh	r2, [r7, #6]
 8004818:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	88fa      	ldrh	r2, [r7, #6]
 800481e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2222      	movs	r2, #34	; 0x22
 800482a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68da      	ldr	r2, [r3, #12]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800484c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68da      	ldr	r2, [r3, #12]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f042 0220 	orr.w	r2, r2, #32
 800486c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800487c:	b480      	push	{r7}
 800487e:	b095      	sub	sp, #84	; 0x54
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	330c      	adds	r3, #12
 800488a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488e:	e853 3f00 	ldrex	r3, [r3]
 8004892:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004896:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800489a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	330c      	adds	r3, #12
 80048a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048a4:	643a      	str	r2, [r7, #64]	; 0x40
 80048a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e5      	bne.n	8004884 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3314      	adds	r3, #20
 80048be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	e853 3f00 	ldrex	r3, [r3]
 80048c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f023 0301 	bic.w	r3, r3, #1
 80048ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3314      	adds	r3, #20
 80048d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048e0:	e841 2300 	strex	r3, r2, [r1]
 80048e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e5      	bne.n	80048b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d119      	bne.n	8004928 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	e853 3f00 	ldrex	r3, [r3]
 8004902:	60bb      	str	r3, [r7, #8]
   return(result);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f023 0310 	bic.w	r3, r3, #16
 800490a:	647b      	str	r3, [r7, #68]	; 0x44
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	330c      	adds	r3, #12
 8004912:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004914:	61ba      	str	r2, [r7, #24]
 8004916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004918:	6979      	ldr	r1, [r7, #20]
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	e841 2300 	strex	r3, r2, [r1]
 8004920:	613b      	str	r3, [r7, #16]
   return(result);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1e5      	bne.n	80048f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004936:	bf00      	nop
 8004938:	3754      	adds	r7, #84	; 0x54
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr

08004942 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b084      	sub	sp, #16
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f7ff fecb 	bl	80046f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004962:	bf00      	nop
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800496a:	b480      	push	{r7}
 800496c:	b085      	sub	sp, #20
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b21      	cmp	r3, #33	; 0x21
 800497c:	d13e      	bne.n	80049fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004986:	d114      	bne.n	80049b2 <UART_Transmit_IT+0x48>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d110      	bne.n	80049b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	881b      	ldrh	r3, [r3, #0]
 800499a:	461a      	mov	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	1c9a      	adds	r2, r3, #2
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	621a      	str	r2, [r3, #32]
 80049b0:	e008      	b.n	80049c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	1c59      	adds	r1, r3, #1
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6211      	str	r1, [r2, #32]
 80049bc:	781a      	ldrb	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4619      	mov	r1, r3
 80049d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10f      	bne.n	80049f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68da      	ldr	r2, [r3, #12]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68da      	ldr	r2, [r3, #12]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	e000      	b.n	80049fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049fc:	2302      	movs	r3, #2
  }
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68da      	ldr	r2, [r3, #12]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2220      	movs	r2, #32
 8004a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7ff fe5a 	bl	80046e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b08c      	sub	sp, #48	; 0x30
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b22      	cmp	r3, #34	; 0x22
 8004a4c:	f040 80ab 	bne.w	8004ba6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a58:	d117      	bne.n	8004a8a <UART_Receive_IT+0x50>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d113      	bne.n	8004a8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a62:	2300      	movs	r3, #0
 8004a64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a82:	1c9a      	adds	r2, r3, #2
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	629a      	str	r2, [r3, #40]	; 0x28
 8004a88:	e026      	b.n	8004ad8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9c:	d007      	beq.n	8004aae <UART_Receive_IT+0x74>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10a      	bne.n	8004abc <UART_Receive_IT+0x82>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d106      	bne.n	8004abc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab8:	701a      	strb	r2, [r3, #0]
 8004aba:	e008      	b.n	8004ace <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004acc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d15a      	bne.n	8004ba2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68da      	ldr	r2, [r3, #12]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0220 	bic.w	r2, r2, #32
 8004afa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0201 	bic.w	r2, r2, #1
 8004b1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d135      	bne.n	8004b98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	330c      	adds	r3, #12
 8004b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	613b      	str	r3, [r7, #16]
   return(result);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f023 0310 	bic.w	r3, r3, #16
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	330c      	adds	r3, #12
 8004b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b52:	623a      	str	r2, [r7, #32]
 8004b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	69f9      	ldr	r1, [r7, #28]
 8004b58:	6a3a      	ldr	r2, [r7, #32]
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e5      	bne.n	8004b32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d10a      	bne.n	8004b8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b8e:	4619      	mov	r1, r3
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f7ff fdbb 	bl	800470c <HAL_UARTEx_RxEventCallback>
 8004b96:	e002      	b.n	8004b9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7fc f8f9 	bl	8000d90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	e002      	b.n	8004ba8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004ba6:	2302      	movs	r3, #2
  }
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3730      	adds	r7, #48	; 0x30
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb4:	b0c0      	sub	sp, #256	; 0x100
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bcc:	68d9      	ldr	r1, [r3, #12]
 8004bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	ea40 0301 	orr.w	r3, r0, r1
 8004bd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bde:	689a      	ldr	r2, [r3, #8]
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	431a      	orrs	r2, r3
 8004be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c08:	f021 010c 	bic.w	r1, r1, #12
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c16:	430b      	orrs	r3, r1
 8004c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2a:	6999      	ldr	r1, [r3, #24]
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	ea40 0301 	orr.w	r3, r0, r1
 8004c36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	4b8f      	ldr	r3, [pc, #572]	; (8004e7c <UART_SetConfig+0x2cc>)
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d005      	beq.n	8004c50 <UART_SetConfig+0xa0>
 8004c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	4b8d      	ldr	r3, [pc, #564]	; (8004e80 <UART_SetConfig+0x2d0>)
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d104      	bne.n	8004c5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c50:	f7fd fbc0 	bl	80023d4 <HAL_RCC_GetPCLK2Freq>
 8004c54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c58:	e003      	b.n	8004c62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c5a:	f7fd fba7 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 8004c5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c6c:	f040 810c 	bne.w	8004e88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c74:	2200      	movs	r2, #0
 8004c76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c82:	4622      	mov	r2, r4
 8004c84:	462b      	mov	r3, r5
 8004c86:	1891      	adds	r1, r2, r2
 8004c88:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c8a:	415b      	adcs	r3, r3
 8004c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c92:	4621      	mov	r1, r4
 8004c94:	eb12 0801 	adds.w	r8, r2, r1
 8004c98:	4629      	mov	r1, r5
 8004c9a:	eb43 0901 	adc.w	r9, r3, r1
 8004c9e:	f04f 0200 	mov.w	r2, #0
 8004ca2:	f04f 0300 	mov.w	r3, #0
 8004ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cb2:	4690      	mov	r8, r2
 8004cb4:	4699      	mov	r9, r3
 8004cb6:	4623      	mov	r3, r4
 8004cb8:	eb18 0303 	adds.w	r3, r8, r3
 8004cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004cc0:	462b      	mov	r3, r5
 8004cc2:	eb49 0303 	adc.w	r3, r9, r3
 8004cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004cd6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004cda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004cde:	460b      	mov	r3, r1
 8004ce0:	18db      	adds	r3, r3, r3
 8004ce2:	653b      	str	r3, [r7, #80]	; 0x50
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	eb42 0303 	adc.w	r3, r2, r3
 8004cea:	657b      	str	r3, [r7, #84]	; 0x54
 8004cec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004cf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004cf4:	f7fb faf4 	bl	80002e0 <__aeabi_uldivmod>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4b61      	ldr	r3, [pc, #388]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	011c      	lsls	r4, r3, #4
 8004d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d18:	4642      	mov	r2, r8
 8004d1a:	464b      	mov	r3, r9
 8004d1c:	1891      	adds	r1, r2, r2
 8004d1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d20:	415b      	adcs	r3, r3
 8004d22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d28:	4641      	mov	r1, r8
 8004d2a:	eb12 0a01 	adds.w	sl, r2, r1
 8004d2e:	4649      	mov	r1, r9
 8004d30:	eb43 0b01 	adc.w	fp, r3, r1
 8004d34:	f04f 0200 	mov.w	r2, #0
 8004d38:	f04f 0300 	mov.w	r3, #0
 8004d3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d48:	4692      	mov	sl, r2
 8004d4a:	469b      	mov	fp, r3
 8004d4c:	4643      	mov	r3, r8
 8004d4e:	eb1a 0303 	adds.w	r3, sl, r3
 8004d52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d56:	464b      	mov	r3, r9
 8004d58:	eb4b 0303 	adc.w	r3, fp, r3
 8004d5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d74:	460b      	mov	r3, r1
 8004d76:	18db      	adds	r3, r3, r3
 8004d78:	643b      	str	r3, [r7, #64]	; 0x40
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	eb42 0303 	adc.w	r3, r2, r3
 8004d80:	647b      	str	r3, [r7, #68]	; 0x44
 8004d82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d8a:	f7fb faa9 	bl	80002e0 <__aeabi_uldivmod>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	460b      	mov	r3, r1
 8004d92:	4611      	mov	r1, r2
 8004d94:	4b3b      	ldr	r3, [pc, #236]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004d96:	fba3 2301 	umull	r2, r3, r3, r1
 8004d9a:	095b      	lsrs	r3, r3, #5
 8004d9c:	2264      	movs	r2, #100	; 0x64
 8004d9e:	fb02 f303 	mul.w	r3, r2, r3
 8004da2:	1acb      	subs	r3, r1, r3
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004daa:	4b36      	ldr	r3, [pc, #216]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004dac:	fba3 2302 	umull	r2, r3, r3, r2
 8004db0:	095b      	lsrs	r3, r3, #5
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004db8:	441c      	add	r4, r3
 8004dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004dc4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004dc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004dcc:	4642      	mov	r2, r8
 8004dce:	464b      	mov	r3, r9
 8004dd0:	1891      	adds	r1, r2, r2
 8004dd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004dd4:	415b      	adcs	r3, r3
 8004dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ddc:	4641      	mov	r1, r8
 8004dde:	1851      	adds	r1, r2, r1
 8004de0:	6339      	str	r1, [r7, #48]	; 0x30
 8004de2:	4649      	mov	r1, r9
 8004de4:	414b      	adcs	r3, r1
 8004de6:	637b      	str	r3, [r7, #52]	; 0x34
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004df4:	4659      	mov	r1, fp
 8004df6:	00cb      	lsls	r3, r1, #3
 8004df8:	4651      	mov	r1, sl
 8004dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dfe:	4651      	mov	r1, sl
 8004e00:	00ca      	lsls	r2, r1, #3
 8004e02:	4610      	mov	r0, r2
 8004e04:	4619      	mov	r1, r3
 8004e06:	4603      	mov	r3, r0
 8004e08:	4642      	mov	r2, r8
 8004e0a:	189b      	adds	r3, r3, r2
 8004e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e10:	464b      	mov	r3, r9
 8004e12:	460a      	mov	r2, r1
 8004e14:	eb42 0303 	adc.w	r3, r2, r3
 8004e18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e30:	460b      	mov	r3, r1
 8004e32:	18db      	adds	r3, r3, r3
 8004e34:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e36:	4613      	mov	r3, r2
 8004e38:	eb42 0303 	adc.w	r3, r2, r3
 8004e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e46:	f7fb fa4b 	bl	80002e0 <__aeabi_uldivmod>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	4b0d      	ldr	r3, [pc, #52]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004e50:	fba3 1302 	umull	r1, r3, r3, r2
 8004e54:	095b      	lsrs	r3, r3, #5
 8004e56:	2164      	movs	r1, #100	; 0x64
 8004e58:	fb01 f303 	mul.w	r3, r1, r3
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	3332      	adds	r3, #50	; 0x32
 8004e62:	4a08      	ldr	r2, [pc, #32]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004e64:	fba2 2303 	umull	r2, r3, r2, r3
 8004e68:	095b      	lsrs	r3, r3, #5
 8004e6a:	f003 0207 	and.w	r2, r3, #7
 8004e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4422      	add	r2, r4
 8004e76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e78:	e106      	b.n	8005088 <UART_SetConfig+0x4d8>
 8004e7a:	bf00      	nop
 8004e7c:	40011000 	.word	0x40011000
 8004e80:	40011400 	.word	0x40011400
 8004e84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e9a:	4642      	mov	r2, r8
 8004e9c:	464b      	mov	r3, r9
 8004e9e:	1891      	adds	r1, r2, r2
 8004ea0:	6239      	str	r1, [r7, #32]
 8004ea2:	415b      	adcs	r3, r3
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004eaa:	4641      	mov	r1, r8
 8004eac:	1854      	adds	r4, r2, r1
 8004eae:	4649      	mov	r1, r9
 8004eb0:	eb43 0501 	adc.w	r5, r3, r1
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	f04f 0300 	mov.w	r3, #0
 8004ebc:	00eb      	lsls	r3, r5, #3
 8004ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ec2:	00e2      	lsls	r2, r4, #3
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	461d      	mov	r5, r3
 8004ec8:	4643      	mov	r3, r8
 8004eca:	18e3      	adds	r3, r4, r3
 8004ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ed0:	464b      	mov	r3, r9
 8004ed2:	eb45 0303 	adc.w	r3, r5, r3
 8004ed6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ee6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004eea:	f04f 0200 	mov.w	r2, #0
 8004eee:	f04f 0300 	mov.w	r3, #0
 8004ef2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	008b      	lsls	r3, r1, #2
 8004efa:	4621      	mov	r1, r4
 8004efc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f00:	4621      	mov	r1, r4
 8004f02:	008a      	lsls	r2, r1, #2
 8004f04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f08:	f7fb f9ea 	bl	80002e0 <__aeabi_uldivmod>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4b60      	ldr	r3, [pc, #384]	; (8005094 <UART_SetConfig+0x4e4>)
 8004f12:	fba3 2302 	umull	r2, r3, r3, r2
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	011c      	lsls	r4, r3, #4
 8004f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f2c:	4642      	mov	r2, r8
 8004f2e:	464b      	mov	r3, r9
 8004f30:	1891      	adds	r1, r2, r2
 8004f32:	61b9      	str	r1, [r7, #24]
 8004f34:	415b      	adcs	r3, r3
 8004f36:	61fb      	str	r3, [r7, #28]
 8004f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f3c:	4641      	mov	r1, r8
 8004f3e:	1851      	adds	r1, r2, r1
 8004f40:	6139      	str	r1, [r7, #16]
 8004f42:	4649      	mov	r1, r9
 8004f44:	414b      	adcs	r3, r1
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f54:	4659      	mov	r1, fp
 8004f56:	00cb      	lsls	r3, r1, #3
 8004f58:	4651      	mov	r1, sl
 8004f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f5e:	4651      	mov	r1, sl
 8004f60:	00ca      	lsls	r2, r1, #3
 8004f62:	4610      	mov	r0, r2
 8004f64:	4619      	mov	r1, r3
 8004f66:	4603      	mov	r3, r0
 8004f68:	4642      	mov	r2, r8
 8004f6a:	189b      	adds	r3, r3, r2
 8004f6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f70:	464b      	mov	r3, r9
 8004f72:	460a      	mov	r2, r1
 8004f74:	eb42 0303 	adc.w	r3, r2, r3
 8004f78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f88:	f04f 0200 	mov.w	r2, #0
 8004f8c:	f04f 0300 	mov.w	r3, #0
 8004f90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f94:	4649      	mov	r1, r9
 8004f96:	008b      	lsls	r3, r1, #2
 8004f98:	4641      	mov	r1, r8
 8004f9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f9e:	4641      	mov	r1, r8
 8004fa0:	008a      	lsls	r2, r1, #2
 8004fa2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004fa6:	f7fb f99b 	bl	80002e0 <__aeabi_uldivmod>
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4611      	mov	r1, r2
 8004fb0:	4b38      	ldr	r3, [pc, #224]	; (8005094 <UART_SetConfig+0x4e4>)
 8004fb2:	fba3 2301 	umull	r2, r3, r3, r1
 8004fb6:	095b      	lsrs	r3, r3, #5
 8004fb8:	2264      	movs	r2, #100	; 0x64
 8004fba:	fb02 f303 	mul.w	r3, r2, r3
 8004fbe:	1acb      	subs	r3, r1, r3
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	3332      	adds	r3, #50	; 0x32
 8004fc4:	4a33      	ldr	r2, [pc, #204]	; (8005094 <UART_SetConfig+0x4e4>)
 8004fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fca:	095b      	lsrs	r3, r3, #5
 8004fcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fd0:	441c      	add	r4, r3
 8004fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	673b      	str	r3, [r7, #112]	; 0x70
 8004fda:	677a      	str	r2, [r7, #116]	; 0x74
 8004fdc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004fe0:	4642      	mov	r2, r8
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	1891      	adds	r1, r2, r2
 8004fe6:	60b9      	str	r1, [r7, #8]
 8004fe8:	415b      	adcs	r3, r3
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ff0:	4641      	mov	r1, r8
 8004ff2:	1851      	adds	r1, r2, r1
 8004ff4:	6039      	str	r1, [r7, #0]
 8004ff6:	4649      	mov	r1, r9
 8004ff8:	414b      	adcs	r3, r1
 8004ffa:	607b      	str	r3, [r7, #4]
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005008:	4659      	mov	r1, fp
 800500a:	00cb      	lsls	r3, r1, #3
 800500c:	4651      	mov	r1, sl
 800500e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005012:	4651      	mov	r1, sl
 8005014:	00ca      	lsls	r2, r1, #3
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	4603      	mov	r3, r0
 800501c:	4642      	mov	r2, r8
 800501e:	189b      	adds	r3, r3, r2
 8005020:	66bb      	str	r3, [r7, #104]	; 0x68
 8005022:	464b      	mov	r3, r9
 8005024:	460a      	mov	r2, r1
 8005026:	eb42 0303 	adc.w	r3, r2, r3
 800502a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800502c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	663b      	str	r3, [r7, #96]	; 0x60
 8005036:	667a      	str	r2, [r7, #100]	; 0x64
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005044:	4649      	mov	r1, r9
 8005046:	008b      	lsls	r3, r1, #2
 8005048:	4641      	mov	r1, r8
 800504a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800504e:	4641      	mov	r1, r8
 8005050:	008a      	lsls	r2, r1, #2
 8005052:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005056:	f7fb f943 	bl	80002e0 <__aeabi_uldivmod>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4b0d      	ldr	r3, [pc, #52]	; (8005094 <UART_SetConfig+0x4e4>)
 8005060:	fba3 1302 	umull	r1, r3, r3, r2
 8005064:	095b      	lsrs	r3, r3, #5
 8005066:	2164      	movs	r1, #100	; 0x64
 8005068:	fb01 f303 	mul.w	r3, r1, r3
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	3332      	adds	r3, #50	; 0x32
 8005072:	4a08      	ldr	r2, [pc, #32]	; (8005094 <UART_SetConfig+0x4e4>)
 8005074:	fba2 2303 	umull	r2, r3, r2, r3
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	f003 020f 	and.w	r2, r3, #15
 800507e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4422      	add	r2, r4
 8005086:	609a      	str	r2, [r3, #8]
}
 8005088:	bf00      	nop
 800508a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800508e:	46bd      	mov	sp, r7
 8005090:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005094:	51eb851f 	.word	0x51eb851f

08005098 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f103 0208 	add.w	r2, r3, #8
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80050b0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f103 0208 	add.w	r2, r3, #8
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f103 0208 	add.w	r2, r3, #8
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80050f2:	b480      	push	{r7}
 80050f4:	b085      	sub	sp, #20
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
 80050fa:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	601a      	str	r2, [r3, #0]
}
 800512e:	bf00      	nop
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800513a:	b480      	push	{r7}
 800513c:	b085      	sub	sp, #20
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005150:	d103      	bne.n	800515a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e00c      	b.n	8005174 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3308      	adds	r3, #8
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	e002      	b.n	8005168 <vListInsert+0x2e>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	429a      	cmp	r2, r3
 8005172:	d2f6      	bcs.n	8005162 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	601a      	str	r2, [r3, #0]
}
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6892      	ldr	r2, [r2, #8]
 80051c2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	6852      	ldr	r2, [r2, #4]
 80051cc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d103      	bne.n	80051e0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	1e5a      	subs	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3714      	adds	r7, #20
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800520a:	2301      	movs	r3, #1
 800520c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10a      	bne.n	800522e <xQueueGenericReset+0x2e>
        __asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	60fb      	str	r3, [r7, #12]
    }
 800522a:	bf00      	nop
 800522c:	e7fe      	b.n	800522c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d05d      	beq.n	80052f0 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8005238:	2b00      	cmp	r3, #0
 800523a:	d059      	beq.n	80052f0 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005244:	2100      	movs	r1, #0
 8005246:	fba3 2302 	umull	r2, r3, r3, r2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d000      	beq.n	8005250 <xQueueGenericReset+0x50>
 800524e:	2101      	movs	r1, #1
 8005250:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005252:	2b00      	cmp	r3, #0
 8005254:	d14c      	bne.n	80052f0 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8005256:	f002 fd2f 	bl	8007cb8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005262:	6939      	ldr	r1, [r7, #16]
 8005264:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005266:	fb01 f303 	mul.w	r3, r1, r3
 800526a:	441a      	add	r2, r3
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	2200      	movs	r2, #0
 8005274:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005286:	3b01      	subs	r3, #1
 8005288:	6939      	ldr	r1, [r7, #16]
 800528a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800528c:	fb01 f303 	mul.w	r3, r1, r3
 8005290:	441a      	add	r2, r3
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	22ff      	movs	r2, #255	; 0xff
 800529a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	22ff      	movs	r2, #255	; 0xff
 80052a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d114      	bne.n	80052d6 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d01a      	beq.n	80052ea <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	3310      	adds	r3, #16
 80052b8:	4618      	mov	r0, r3
 80052ba:	f001 fa5f 	bl	800677c <xTaskRemoveFromEventList>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d012      	beq.n	80052ea <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80052c4:	4b15      	ldr	r3, [pc, #84]	; (800531c <xQueueGenericReset+0x11c>)
 80052c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	f3bf 8f6f 	isb	sy
 80052d4:	e009      	b.n	80052ea <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	3310      	adds	r3, #16
 80052da:	4618      	mov	r0, r3
 80052dc:	f7ff fedc 	bl	8005098 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	3324      	adds	r3, #36	; 0x24
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff fed7 	bl	8005098 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80052ea:	f002 fd15 	bl	8007d18 <vPortExitCritical>
 80052ee:	e001      	b.n	80052f4 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 80052f0:	2300      	movs	r3, #0
 80052f2:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10a      	bne.n	8005310 <xQueueGenericReset+0x110>
        __asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	60bb      	str	r3, [r7, #8]
    }
 800530c:	bf00      	nop
 800530e:	e7fe      	b.n	800530e <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8005310:	697b      	ldr	r3, [r7, #20]
}
 8005312:	4618      	mov	r0, r3
 8005314:	3718      	adds	r7, #24
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	e000ed04 	.word	0xe000ed04

08005320 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005320:	b580      	push	{r7, lr}
 8005322:	b08a      	sub	sp, #40	; 0x28
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	4613      	mov	r3, r2
 800532c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800532e:	2300      	movs	r3, #0
 8005330:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d02e      	beq.n	8005396 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005338:	2100      	movs	r1, #0
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	fba3 2302 	umull	r2, r3, r3, r2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d000      	beq.n	8005348 <xQueueGenericCreate+0x28>
 8005346:	2101      	movs	r1, #1
 8005348:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800534a:	2b00      	cmp	r3, #0
 800534c:	d123      	bne.n	8005396 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005356:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800535a:	d81c      	bhi.n	8005396 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	3350      	adds	r3, #80	; 0x50
 800536a:	4618      	mov	r0, r3
 800536c:	f002 fdc6 	bl	8007efc <pvPortMalloc>
 8005370:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d01c      	beq.n	80053b2 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	3350      	adds	r3, #80	; 0x50
 8005380:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005382:	79fa      	ldrb	r2, [r7, #7]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	68b9      	ldr	r1, [r7, #8]
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 f814 	bl	80053bc <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005394:	e00d      	b.n	80053b2 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10a      	bne.n	80053b2 <xQueueGenericCreate+0x92>
        __asm volatile
 800539c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a0:	f383 8811 	msr	BASEPRI, r3
 80053a4:	f3bf 8f6f 	isb	sy
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	613b      	str	r3, [r7, #16]
    }
 80053ae:	bf00      	nop
 80053b0:	e7fe      	b.n	80053b0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80053b2:	69fb      	ldr	r3, [r7, #28]
    }
 80053b4:	4618      	mov	r0, r3
 80053b6:	3720      	adds	r7, #32
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
 80053c8:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d103      	bne.n	80053d8 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	e002      	b.n	80053de <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053ea:	2101      	movs	r1, #1
 80053ec:	69b8      	ldr	r0, [r7, #24]
 80053ee:	f7ff ff07 	bl	8005200 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	78fa      	ldrb	r2, [r7, #3]
 80053f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80053fa:	bf00      	nop
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
	...

08005404 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b08e      	sub	sp, #56	; 0x38
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005412:	2300      	movs	r3, #0
 8005414:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800541a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10a      	bne.n	8005436 <xQueueGenericSend+0x32>
        __asm volatile
 8005420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005432:	bf00      	nop
 8005434:	e7fe      	b.n	8005434 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d103      	bne.n	8005444 <xQueueGenericSend+0x40>
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <xQueueGenericSend+0x44>
 8005444:	2301      	movs	r3, #1
 8005446:	e000      	b.n	800544a <xQueueGenericSend+0x46>
 8005448:	2300      	movs	r3, #0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10a      	bne.n	8005464 <xQueueGenericSend+0x60>
        __asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005460:	bf00      	nop
 8005462:	e7fe      	b.n	8005462 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b02      	cmp	r3, #2
 8005468:	d103      	bne.n	8005472 <xQueueGenericSend+0x6e>
 800546a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546e:	2b01      	cmp	r3, #1
 8005470:	d101      	bne.n	8005476 <xQueueGenericSend+0x72>
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <xQueueGenericSend+0x74>
 8005476:	2300      	movs	r3, #0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10a      	bne.n	8005492 <xQueueGenericSend+0x8e>
        __asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	623b      	str	r3, [r7, #32]
    }
 800548e:	bf00      	nop
 8005490:	e7fe      	b.n	8005490 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005492:	f001 fb83 	bl	8006b9c <xTaskGetSchedulerState>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d102      	bne.n	80054a2 <xQueueGenericSend+0x9e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <xQueueGenericSend+0xa2>
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <xQueueGenericSend+0xa4>
 80054a6:	2300      	movs	r3, #0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10a      	bne.n	80054c2 <xQueueGenericSend+0xbe>
        __asm volatile
 80054ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b0:	f383 8811 	msr	BASEPRI, r3
 80054b4:	f3bf 8f6f 	isb	sy
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	61fb      	str	r3, [r7, #28]
    }
 80054be:	bf00      	nop
 80054c0:	e7fe      	b.n	80054c0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80054c2:	f002 fbf9 	bl	8007cb8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d302      	bcc.n	80054d8 <xQueueGenericSend+0xd4>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d129      	bne.n	800552c <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	68b9      	ldr	r1, [r7, #8]
 80054dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054de:	f000 fad6 	bl	8005a8e <prvCopyDataToQueue>
 80054e2:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d010      	beq.n	800550e <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ee:	3324      	adds	r3, #36	; 0x24
 80054f0:	4618      	mov	r0, r3
 80054f2:	f001 f943 	bl	800677c <xTaskRemoveFromEventList>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d013      	beq.n	8005524 <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80054fc:	4b3f      	ldr	r3, [pc, #252]	; (80055fc <xQueueGenericSend+0x1f8>)
 80054fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	e00a      	b.n	8005524 <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800550e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d007      	beq.n	8005524 <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005514:	4b39      	ldr	r3, [pc, #228]	; (80055fc <xQueueGenericSend+0x1f8>)
 8005516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005524:	f002 fbf8 	bl	8007d18 <vPortExitCritical>
                return pdPASS;
 8005528:	2301      	movs	r3, #1
 800552a:	e063      	b.n	80055f4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d103      	bne.n	800553a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005532:	f002 fbf1 	bl	8007d18 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8005536:	2300      	movs	r3, #0
 8005538:	e05c      	b.n	80055f4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800553a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800553c:	2b00      	cmp	r3, #0
 800553e:	d106      	bne.n	800554e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005540:	f107 0314 	add.w	r3, r7, #20
 8005544:	4618      	mov	r0, r3
 8005546:	f001 f9ef 	bl	8006928 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800554a:	2301      	movs	r3, #1
 800554c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800554e:	f002 fbe3 	bl	8007d18 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005552:	f000 fe11 	bl	8006178 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005556:	f002 fbaf 	bl	8007cb8 <vPortEnterCritical>
 800555a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800555c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005560:	b25b      	sxtb	r3, r3
 8005562:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005566:	d103      	bne.n	8005570 <xQueueGenericSend+0x16c>
 8005568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005572:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005576:	b25b      	sxtb	r3, r3
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800557c:	d103      	bne.n	8005586 <xQueueGenericSend+0x182>
 800557e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005586:	f002 fbc7 	bl	8007d18 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800558a:	1d3a      	adds	r2, r7, #4
 800558c:	f107 0314 	add.w	r3, r7, #20
 8005590:	4611      	mov	r1, r2
 8005592:	4618      	mov	r0, r3
 8005594:	f001 f9de 	bl	8006954 <xTaskCheckForTimeOut>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d124      	bne.n	80055e8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800559e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055a0:	f000 fb6d 	bl	8005c7e <prvIsQueueFull>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d018      	beq.n	80055dc <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80055aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ac:	3310      	adds	r3, #16
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	4611      	mov	r1, r2
 80055b2:	4618      	mov	r0, r3
 80055b4:	f001 f878 	bl	80066a8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80055b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055ba:	f000 faf8 	bl	8005bae <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80055be:	f000 fde9 	bl	8006194 <xTaskResumeAll>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f47f af7c 	bne.w	80054c2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80055ca:	4b0c      	ldr	r3, [pc, #48]	; (80055fc <xQueueGenericSend+0x1f8>)
 80055cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	f3bf 8f6f 	isb	sy
 80055da:	e772      	b.n	80054c2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80055dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055de:	f000 fae6 	bl	8005bae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80055e2:	f000 fdd7 	bl	8006194 <xTaskResumeAll>
 80055e6:	e76c      	b.n	80054c2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80055e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055ea:	f000 fae0 	bl	8005bae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80055ee:	f000 fdd1 	bl	8006194 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80055f2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3738      	adds	r7, #56	; 0x38
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	e000ed04 	.word	0xe000ed04

08005600 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b092      	sub	sp, #72	; 0x48
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
 800560c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	643b      	str	r3, [r7, #64]	; 0x40

    configASSERT( pxQueue );
 8005612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10a      	bne.n	800562e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 800562a:	bf00      	nop
 800562c:	e7fe      	b.n	800562c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d103      	bne.n	800563c <xQueueGenericSendFromISR+0x3c>
 8005634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <xQueueGenericSendFromISR+0x40>
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <xQueueGenericSendFromISR+0x42>
 8005640:	2300      	movs	r3, #0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10a      	bne.n	800565c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8005646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800564a:	f383 8811 	msr	BASEPRI, r3
 800564e:	f3bf 8f6f 	isb	sy
 8005652:	f3bf 8f4f 	dsb	sy
 8005656:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005658:	bf00      	nop
 800565a:	e7fe      	b.n	800565a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b02      	cmp	r3, #2
 8005660:	d103      	bne.n	800566a <xQueueGenericSendFromISR+0x6a>
 8005662:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <xQueueGenericSendFromISR+0x6e>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <xQueueGenericSendFromISR+0x70>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10a      	bne.n	800568a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005686:	bf00      	nop
 8005688:	e7fe      	b.n	8005688 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800568a:	f002 fbf7 	bl	8007e7c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800568e:	f3ef 8211 	mrs	r2, BASEPRI
 8005692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005696:	f383 8811 	msr	BASEPRI, r3
 800569a:	f3bf 8f6f 	isb	sy
 800569e:	f3bf 8f4f 	dsb	sy
 80056a2:	623a      	str	r2, [r7, #32]
 80056a4:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80056a6:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d302      	bcc.n	80056bc <xQueueGenericSendFromISR+0xbc>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d146      	bne.n	800574a <xQueueGenericSendFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80056bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80056c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ca:	637b      	str	r3, [r7, #52]	; 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80056d2:	f000 f9dc 	bl	8005a8e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80056d6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80056da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056de:	d112      	bne.n	8005706 <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d02d      	beq.n	8005744 <xQueueGenericSendFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ea:	3324      	adds	r3, #36	; 0x24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f001 f845 	bl	800677c <xTaskRemoveFromEventList>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d025      	beq.n	8005744 <xQueueGenericSendFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d022      	beq.n	8005744 <xQueueGenericSendFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	e01e      	b.n	8005744 <xQueueGenericSendFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8005706:	f000 fe51 	bl	80063ac <uxTaskGetNumberOfTasks>
 800570a:	6338      	str	r0, [r7, #48]	; 0x30
 800570c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8005710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005712:	429a      	cmp	r2, r3
 8005714:	d916      	bls.n	8005744 <xQueueGenericSendFromISR+0x144>
 8005716:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800571a:	2b7f      	cmp	r3, #127	; 0x7f
 800571c:	d10a      	bne.n	8005734 <xQueueGenericSendFromISR+0x134>
        __asm volatile
 800571e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005722:	f383 8811 	msr	BASEPRI, r3
 8005726:	f3bf 8f6f 	isb	sy
 800572a:	f3bf 8f4f 	dsb	sy
 800572e:	61bb      	str	r3, [r7, #24]
    }
 8005730:	bf00      	nop
 8005732:	e7fe      	b.n	8005732 <xQueueGenericSendFromISR+0x132>
 8005734:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005738:	3301      	adds	r3, #1
 800573a:	b2db      	uxtb	r3, r3
 800573c:	b25a      	sxtb	r2, r3
 800573e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8005744:	2301      	movs	r3, #1
 8005746:	647b      	str	r3, [r7, #68]	; 0x44
        {
 8005748:	e001      	b.n	800574e <xQueueGenericSendFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800574a:	2300      	movs	r3, #0
 800574c:	647b      	str	r3, [r7, #68]	; 0x44
 800574e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005750:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005758:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800575a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800575c:	4618      	mov	r0, r3
 800575e:	3748      	adds	r7, #72	; 0x48
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08c      	sub	sp, #48	; 0x30
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005770:	2300      	movs	r3, #0
 8005772:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10a      	bne.n	8005794 <xQueueReceive+0x30>
        __asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	623b      	str	r3, [r7, #32]
    }
 8005790:	bf00      	nop
 8005792:	e7fe      	b.n	8005792 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d103      	bne.n	80057a2 <xQueueReceive+0x3e>
 800579a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <xQueueReceive+0x42>
 80057a2:	2301      	movs	r3, #1
 80057a4:	e000      	b.n	80057a8 <xQueueReceive+0x44>
 80057a6:	2300      	movs	r3, #0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d10a      	bne.n	80057c2 <xQueueReceive+0x5e>
        __asm volatile
 80057ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b0:	f383 8811 	msr	BASEPRI, r3
 80057b4:	f3bf 8f6f 	isb	sy
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	61fb      	str	r3, [r7, #28]
    }
 80057be:	bf00      	nop
 80057c0:	e7fe      	b.n	80057c0 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057c2:	f001 f9eb 	bl	8006b9c <xTaskGetSchedulerState>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d102      	bne.n	80057d2 <xQueueReceive+0x6e>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <xQueueReceive+0x72>
 80057d2:	2301      	movs	r3, #1
 80057d4:	e000      	b.n	80057d8 <xQueueReceive+0x74>
 80057d6:	2300      	movs	r3, #0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <xQueueReceive+0x8e>
        __asm volatile
 80057dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e0:	f383 8811 	msr	BASEPRI, r3
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	61bb      	str	r3, [r7, #24]
    }
 80057ee:	bf00      	nop
 80057f0:	e7fe      	b.n	80057f0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80057f2:	f002 fa61 	bl	8007cb8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d01f      	beq.n	8005842 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005806:	f000 f9ac 	bl	8005b62 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800580a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580c:	1e5a      	subs	r2, r3, #1
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00f      	beq.n	800583a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800581a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800581c:	3310      	adds	r3, #16
 800581e:	4618      	mov	r0, r3
 8005820:	f000 ffac 	bl	800677c <xTaskRemoveFromEventList>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800582a:	4b3d      	ldr	r3, [pc, #244]	; (8005920 <xQueueReceive+0x1bc>)
 800582c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	f3bf 8f4f 	dsb	sy
 8005836:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800583a:	f002 fa6d 	bl	8007d18 <vPortExitCritical>
                return pdPASS;
 800583e:	2301      	movs	r3, #1
 8005840:	e069      	b.n	8005916 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d103      	bne.n	8005850 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005848:	f002 fa66 	bl	8007d18 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800584c:	2300      	movs	r3, #0
 800584e:	e062      	b.n	8005916 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005856:	f107 0310 	add.w	r3, r7, #16
 800585a:	4618      	mov	r0, r3
 800585c:	f001 f864 	bl	8006928 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005860:	2301      	movs	r3, #1
 8005862:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005864:	f002 fa58 	bl	8007d18 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005868:	f000 fc86 	bl	8006178 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800586c:	f002 fa24 	bl	8007cb8 <vPortEnterCritical>
 8005870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005872:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005876:	b25b      	sxtb	r3, r3
 8005878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800587c:	d103      	bne.n	8005886 <xQueueReceive+0x122>
 800587e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005888:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800588c:	b25b      	sxtb	r3, r3
 800588e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005892:	d103      	bne.n	800589c <xQueueReceive+0x138>
 8005894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800589c:	f002 fa3c 	bl	8007d18 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058a0:	1d3a      	adds	r2, r7, #4
 80058a2:	f107 0310 	add.w	r3, r7, #16
 80058a6:	4611      	mov	r1, r2
 80058a8:	4618      	mov	r0, r3
 80058aa:	f001 f853 	bl	8006954 <xTaskCheckForTimeOut>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d123      	bne.n	80058fc <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058b6:	f000 f9cc 	bl	8005c52 <prvIsQueueEmpty>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d017      	beq.n	80058f0 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c2:	3324      	adds	r3, #36	; 0x24
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	4611      	mov	r1, r2
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 feed 	bl	80066a8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80058ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058d0:	f000 f96d 	bl	8005bae <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80058d4:	f000 fc5e 	bl	8006194 <xTaskResumeAll>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d189      	bne.n	80057f2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80058de:	4b10      	ldr	r3, [pc, #64]	; (8005920 <xQueueReceive+0x1bc>)
 80058e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	e780      	b.n	80057f2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80058f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058f2:	f000 f95c 	bl	8005bae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80058f6:	f000 fc4d 	bl	8006194 <xTaskResumeAll>
 80058fa:	e77a      	b.n	80057f2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80058fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058fe:	f000 f956 	bl	8005bae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005902:	f000 fc47 	bl	8006194 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005906:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005908:	f000 f9a3 	bl	8005c52 <prvIsQueueEmpty>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	f43f af6f 	beq.w	80057f2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8005914:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8005916:	4618      	mov	r0, r3
 8005918:	3730      	adds	r7, #48	; 0x30
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	e000ed04 	.word	0xe000ed04

08005924 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b090      	sub	sp, #64	; 0x40
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8005934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10a      	bne.n	8005950 <xQueueReceiveFromISR+0x2c>
        __asm volatile
 800593a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800593e:	f383 8811 	msr	BASEPRI, r3
 8005942:	f3bf 8f6f 	isb	sy
 8005946:	f3bf 8f4f 	dsb	sy
 800594a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800594c:	bf00      	nop
 800594e:	e7fe      	b.n	800594e <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d103      	bne.n	800595e <xQueueReceiveFromISR+0x3a>
 8005956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <xQueueReceiveFromISR+0x3e>
 800595e:	2301      	movs	r3, #1
 8005960:	e000      	b.n	8005964 <xQueueReceiveFromISR+0x40>
 8005962:	2300      	movs	r3, #0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10a      	bne.n	800597e <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8005968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596c:	f383 8811 	msr	BASEPRI, r3
 8005970:	f3bf 8f6f 	isb	sy
 8005974:	f3bf 8f4f 	dsb	sy
 8005978:	623b      	str	r3, [r7, #32]
    }
 800597a:	bf00      	nop
 800597c:	e7fe      	b.n	800597c <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800597e:	f002 fa7d 	bl	8007e7c <vPortValidateInterruptPriority>
        __asm volatile
 8005982:	f3ef 8211 	mrs	r2, BASEPRI
 8005986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	61fa      	str	r2, [r7, #28]
 8005998:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 800599a:	69fb      	ldr	r3, [r7, #28]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800599c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a2:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d046      	beq.n	8005a38 <xQueueReceiveFromISR+0x114>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80059aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80059b8:	f000 f8d3 	bl	8005b62 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059be:	1e5a      	subs	r2, r3, #1
 80059c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c2:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80059c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059cc:	d112      	bne.n	80059f4 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d02d      	beq.n	8005a32 <xQueueReceiveFromISR+0x10e>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d8:	3310      	adds	r3, #16
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fece 	bl	800677c <xTaskRemoveFromEventList>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d025      	beq.n	8005a32 <xQueueReceiveFromISR+0x10e>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d022      	beq.n	8005a32 <xQueueReceiveFromISR+0x10e>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	e01e      	b.n	8005a32 <xQueueReceiveFromISR+0x10e>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 80059f4:	f000 fcda 	bl	80063ac <uxTaskGetNumberOfTasks>
 80059f8:	62b8      	str	r0, [r7, #40]	; 0x28
 80059fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80059fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d916      	bls.n	8005a32 <xQueueReceiveFromISR+0x10e>
 8005a04:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a08:	2b7f      	cmp	r3, #127	; 0x7f
 8005a0a:	d10a      	bne.n	8005a22 <xQueueReceiveFromISR+0xfe>
        __asm volatile
 8005a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a10:	f383 8811 	msr	BASEPRI, r3
 8005a14:	f3bf 8f6f 	isb	sy
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	617b      	str	r3, [r7, #20]
    }
 8005a1e:	bf00      	nop
 8005a20:	e7fe      	b.n	8005a20 <xQueueReceiveFromISR+0xfc>
 8005a22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a26:	3301      	adds	r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	b25a      	sxtb	r2, r3
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8005a32:	2301      	movs	r3, #1
 8005a34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a36:	e001      	b.n	8005a3c <xQueueReceiveFromISR+0x118>
        }
        else
        {
            xReturn = pdFAIL;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3e:	613b      	str	r3, [r7, #16]
        __asm volatile
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	f383 8811 	msr	BASEPRI, r3
    }
 8005a46:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3740      	adds	r7, #64	; 0x40
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b084      	sub	sp, #16
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10a      	bne.n	8005a76 <uxQueueMessagesWaiting+0x24>
        __asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	60bb      	str	r3, [r7, #8]
    }
 8005a72:	bf00      	nop
 8005a74:	e7fe      	b.n	8005a74 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8005a76:	f002 f91f 	bl	8007cb8 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8005a80:	f002 f94a 	bl	8007d18 <vPortExitCritical>

    return uxReturn;
 8005a84:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005a86:	4618      	mov	r0, r3
 8005a88:	3710      	adds	r7, #16
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}

08005a8e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b086      	sub	sp, #24
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	60f8      	str	r0, [r7, #12]
 8005a96:	60b9      	str	r1, [r7, #8]
 8005a98:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10d      	bne.n	8005ac8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d14d      	bne.n	8005b50 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f001 f88d 	bl	8006bd8 <xTaskPriorityDisinherit>
 8005abe:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	609a      	str	r2, [r3, #8]
 8005ac6:	e043      	b.n	8005b50 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d119      	bne.n	8005b02 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6858      	ldr	r0, [r3, #4]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	68b9      	ldr	r1, [r7, #8]
 8005ada:	f002 fc2f 	bl	800833c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	441a      	add	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d32b      	bcc.n	8005b50 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	605a      	str	r2, [r3, #4]
 8005b00:	e026      	b.n	8005b50 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	68d8      	ldr	r0, [r3, #12]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	68b9      	ldr	r1, [r7, #8]
 8005b0e:	f002 fc15 	bl	800833c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	425b      	negs	r3, r3
 8005b1c:	441a      	add	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d207      	bcs.n	8005b3e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b36:	425b      	negs	r3, r3
 8005b38:	441a      	add	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d105      	bne.n	8005b50 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d002      	beq.n	8005b50 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1c5a      	adds	r2, r3, #1
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8005b58:	697b      	ldr	r3, [r7, #20]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b082      	sub	sp, #8
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d018      	beq.n	8005ba6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7c:	441a      	add	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d303      	bcc.n	8005b96 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68d9      	ldr	r1, [r3, #12]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	6838      	ldr	r0, [r7, #0]
 8005ba2:	f002 fbcb 	bl	800833c <memcpy>
    }
}
 8005ba6:	bf00      	nop
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b084      	sub	sp, #16
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005bb6:	f002 f87f 	bl	8007cb8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bc0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bc2:	e011      	b.n	8005be8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d012      	beq.n	8005bf2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3324      	adds	r3, #36	; 0x24
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 fdd3 	bl	800677c <xTaskRemoveFromEventList>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005bdc:	f000 ff20 	bl	8006a20 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	dce9      	bgt.n	8005bc4 <prvUnlockQueue+0x16>
 8005bf0:	e000      	b.n	8005bf4 <prvUnlockQueue+0x46>
                    break;
 8005bf2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	22ff      	movs	r2, #255	; 0xff
 8005bf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8005bfc:	f002 f88c 	bl	8007d18 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005c00:	f002 f85a 	bl	8007cb8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c0a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c0c:	e011      	b.n	8005c32 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d012      	beq.n	8005c3c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	3310      	adds	r3, #16
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f000 fdae 	bl	800677c <xTaskRemoveFromEventList>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8005c26:	f000 fefb 	bl	8006a20 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8005c2a:	7bbb      	ldrb	r3, [r7, #14]
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	dce9      	bgt.n	8005c0e <prvUnlockQueue+0x60>
 8005c3a:	e000      	b.n	8005c3e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005c3c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	22ff      	movs	r2, #255	; 0xff
 8005c42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8005c46:	f002 f867 	bl	8007d18 <vPortExitCritical>
}
 8005c4a:	bf00      	nop
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b084      	sub	sp, #16
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005c5a:	f002 f82d 	bl	8007cb8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d102      	bne.n	8005c6c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005c66:	2301      	movs	r3, #1
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e001      	b.n	8005c70 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005c70:	f002 f852 	bl	8007d18 <vPortExitCritical>

    return xReturn;
 8005c74:	68fb      	ldr	r3, [r7, #12]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b084      	sub	sp, #16
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005c86:	f002 f817 	bl	8007cb8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d102      	bne.n	8005c9c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8005c96:	2301      	movs	r3, #1
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	e001      	b.n	8005ca0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005ca0:	f002 f83a 	bl	8007d18 <vPortExitCritical>

    return xReturn;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b087      	sub	sp, #28
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10a      	bne.n	8005cd6 <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	60fb      	str	r3, [r7, #12]
    }
 8005cd2:	bf00      	nop
 8005cd4:	e7fe      	b.n	8005cd4 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d102      	bne.n	8005ce8 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	e001      	b.n	8005cec <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005cec:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005cee:	4618      	mov	r0, r3
 8005cf0:	371c      	adds	r7, #28
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
	...

08005cfc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <vQueueAddToRegistry+0x2a>
        __asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	60fb      	str	r3, [r7, #12]
    }
 8005d22:	bf00      	nop
 8005d24:	e7fe      	b.n	8005d24 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d024      	beq.n	8005d76 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e01e      	b.n	8005d70 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005d32:	4a18      	ldr	r2, [pc, #96]	; (8005d94 <vQueueAddToRegistry+0x98>)
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	4413      	add	r3, r2
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d105      	bne.n	8005d4e <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	4a13      	ldr	r2, [pc, #76]	; (8005d94 <vQueueAddToRegistry+0x98>)
 8005d48:	4413      	add	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]
                    break;
 8005d4c:	e013      	b.n	8005d76 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10a      	bne.n	8005d6a <vQueueAddToRegistry+0x6e>
 8005d54:	4a0f      	ldr	r2, [pc, #60]	; (8005d94 <vQueueAddToRegistry+0x98>)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d104      	bne.n	8005d6a <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	00db      	lsls	r3, r3, #3
 8005d64:	4a0b      	ldr	r2, [pc, #44]	; (8005d94 <vQueueAddToRegistry+0x98>)
 8005d66:	4413      	add	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	2b07      	cmp	r3, #7
 8005d74:	d9dd      	bls.n	8005d32 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8005d88:	bf00      	nop
 8005d8a:	371c      	adds	r7, #28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	200001d4 	.word	0x200001d4

08005d98 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8005da8:	f001 ff86 	bl	8007cb8 <vPortEnterCritical>
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005db2:	b25b      	sxtb	r3, r3
 8005db4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005db8:	d103      	bne.n	8005dc2 <vQueueWaitForMessageRestricted+0x2a>
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005dc8:	b25b      	sxtb	r3, r3
 8005dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dce:	d103      	bne.n	8005dd8 <vQueueWaitForMessageRestricted+0x40>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dd8:	f001 ff9e 	bl	8007d18 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d106      	bne.n	8005df2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	3324      	adds	r3, #36	; 0x24
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	68b9      	ldr	r1, [r7, #8]
 8005dec:	4618      	mov	r0, r3
 8005dee:	f000 fc7f 	bl	80066f0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005df2:	6978      	ldr	r0, [r7, #20]
 8005df4:	f7ff fedb 	bl	8005bae <prvUnlockQueue>
    }
 8005df8:	bf00      	nop
 8005dfa:	3718      	adds	r7, #24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b08c      	sub	sp, #48	; 0x30
 8005e04:	af04      	add	r7, sp, #16
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	603b      	str	r3, [r7, #0]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e10:	88fb      	ldrh	r3, [r7, #6]
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	4618      	mov	r0, r3
 8005e16:	f002 f871 	bl	8007efc <pvPortMalloc>
 8005e1a:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d013      	beq.n	8005e4a <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e22:	2058      	movs	r0, #88	; 0x58
 8005e24:	f002 f86a 	bl	8007efc <pvPortMalloc>
 8005e28:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d008      	beq.n	8005e42 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005e30:	2258      	movs	r2, #88	; 0x58
 8005e32:	2100      	movs	r1, #0
 8005e34:	69f8      	ldr	r0, [r7, #28]
 8005e36:	f002 fa4d 	bl	80082d4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8005e40:	e005      	b.n	8005e4e <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005e42:	6978      	ldr	r0, [r7, #20]
 8005e44:	f002 f914 	bl	8008070 <vPortFree>
 8005e48:	e001      	b.n	8005e4e <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d013      	beq.n	8005e7c <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e54:	88fa      	ldrh	r2, [r7, #6]
 8005e56:	2300      	movs	r3, #0
 8005e58:	9303      	str	r3, [sp, #12]
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	9302      	str	r3, [sp, #8]
 8005e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 f80e 	bl	8005e8c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005e70:	69f8      	ldr	r0, [r7, #28]
 8005e72:	f000 f899 	bl	8005fa8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005e76:	2301      	movs	r3, #1
 8005e78:	61bb      	str	r3, [r7, #24]
 8005e7a:	e002      	b.n	8005e82 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e80:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005e82:	69bb      	ldr	r3, [r7, #24]
    }
 8005e84:	4618      	mov	r0, r3
 8005e86:	3720      	adds	r7, #32
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b088      	sub	sp, #32
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
 8005e98:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	21a5      	movs	r1, #165	; 0xa5
 8005ea6:	f002 fa15 	bl	80082d4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	f023 0307 	bic.w	r3, r3, #7
 8005ec2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00a      	beq.n	8005ee4 <prvInitialiseNewTask+0x58>
        __asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	617b      	str	r3, [r7, #20]
    }
 8005ee0:	bf00      	nop
 8005ee2:	e7fe      	b.n	8005ee2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d01e      	beq.n	8005f28 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
 8005eee:	e012      	b.n	8005f16 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	7819      	ldrb	r1, [r3, #0]
 8005ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	4413      	add	r3, r2
 8005efe:	3334      	adds	r3, #52	; 0x34
 8005f00:	460a      	mov	r2, r1
 8005f02:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	4413      	add	r3, r2
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d006      	beq.n	8005f1e <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	3301      	adds	r3, #1
 8005f14:	61fb      	str	r3, [r7, #28]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	2b09      	cmp	r3, #9
 8005f1a:	d9e9      	bls.n	8005ef0 <prvInitialiseNewTask+0x64>
 8005f1c:	e000      	b.n	8005f20 <prvInitialiseNewTask+0x94>
            {
                break;
 8005f1e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d90a      	bls.n	8005f44 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8005f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	613b      	str	r3, [r7, #16]
    }
 8005f40:	bf00      	nop
 8005f42:	e7fe      	b.n	8005f42 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f46:	2b04      	cmp	r3, #4
 8005f48:	d901      	bls.n	8005f4e <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f4a:	2304      	movs	r3, #4
 8005f4c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f52:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f58:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff f8ba 	bl	80050d8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f66:	3318      	adds	r3, #24
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f7ff f8b5 	bl	80050d8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f72:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f76:	f1c3 0205 	rsb	r2, r3, #5
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f82:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	68f9      	ldr	r1, [r7, #12]
 8005f88:	69b8      	ldr	r0, [r7, #24]
 8005f8a:	f001 fd69 	bl	8007a60 <pxPortInitialiseStack>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f92:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f9e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005fa0:	bf00      	nop
 8005fa2:	3720      	adds	r7, #32
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005fb0:	f001 fe82 	bl	8007cb8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005fb4:	4b40      	ldr	r3, [pc, #256]	; (80060b8 <prvAddNewTaskToReadyList+0x110>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	4a3f      	ldr	r2, [pc, #252]	; (80060b8 <prvAddNewTaskToReadyList+0x110>)
 8005fbc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005fbe:	4b3f      	ldr	r3, [pc, #252]	; (80060bc <prvAddNewTaskToReadyList+0x114>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d109      	bne.n	8005fda <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005fc6:	4a3d      	ldr	r2, [pc, #244]	; (80060bc <prvAddNewTaskToReadyList+0x114>)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fcc:	4b3a      	ldr	r3, [pc, #232]	; (80060b8 <prvAddNewTaskToReadyList+0x110>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d110      	bne.n	8005ff6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005fd4:	f000 fd48 	bl	8006a68 <prvInitialiseTaskLists>
 8005fd8:	e00d      	b.n	8005ff6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005fda:	4b39      	ldr	r3, [pc, #228]	; (80060c0 <prvAddNewTaskToReadyList+0x118>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d109      	bne.n	8005ff6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005fe2:	4b36      	ldr	r3, [pc, #216]	; (80060bc <prvAddNewTaskToReadyList+0x114>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d802      	bhi.n	8005ff6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8005ff0:	4a32      	ldr	r2, [pc, #200]	; (80060bc <prvAddNewTaskToReadyList+0x114>)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005ff6:	4b33      	ldr	r3, [pc, #204]	; (80060c4 <prvAddNewTaskToReadyList+0x11c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	4a31      	ldr	r2, [pc, #196]	; (80060c4 <prvAddNewTaskToReadyList+0x11c>)
 8005ffe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006000:	4b30      	ldr	r3, [pc, #192]	; (80060c4 <prvAddNewTaskToReadyList+0x11c>)
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600c:	2201      	movs	r2, #1
 800600e:	409a      	lsls	r2, r3
 8006010:	4b2d      	ldr	r3, [pc, #180]	; (80060c8 <prvAddNewTaskToReadyList+0x120>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4313      	orrs	r3, r2
 8006016:	4a2c      	ldr	r2, [pc, #176]	; (80060c8 <prvAddNewTaskToReadyList+0x120>)
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601e:	492b      	ldr	r1, [pc, #172]	; (80060cc <prvAddNewTaskToReadyList+0x124>)
 8006020:	4613      	mov	r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4413      	add	r3, r2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	440b      	add	r3, r1
 800602a:	3304      	adds	r3, #4
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	609a      	str	r2, [r3, #8]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	689a      	ldr	r2, [r3, #8]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60da      	str	r2, [r3, #12]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	3204      	adds	r2, #4
 8006046:	605a      	str	r2, [r3, #4]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	1d1a      	adds	r2, r3, #4
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	609a      	str	r2, [r3, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006054:	4613      	mov	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4a1b      	ldr	r2, [pc, #108]	; (80060cc <prvAddNewTaskToReadyList+0x124>)
 800605e:	441a      	add	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	615a      	str	r2, [r3, #20]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006068:	4918      	ldr	r1, [pc, #96]	; (80060cc <prvAddNewTaskToReadyList+0x124>)
 800606a:	4613      	mov	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	440b      	add	r3, r1
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	1c59      	adds	r1, r3, #1
 8006078:	4814      	ldr	r0, [pc, #80]	; (80060cc <prvAddNewTaskToReadyList+0x124>)
 800607a:	4613      	mov	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4403      	add	r3, r0
 8006084:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006086:	f001 fe47 	bl	8007d18 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800608a:	4b0d      	ldr	r3, [pc, #52]	; (80060c0 <prvAddNewTaskToReadyList+0x118>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00e      	beq.n	80060b0 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006092:	4b0a      	ldr	r3, [pc, #40]	; (80060bc <prvAddNewTaskToReadyList+0x114>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609c:	429a      	cmp	r2, r3
 800609e:	d207      	bcs.n	80060b0 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80060a0:	4b0b      	ldr	r3, [pc, #44]	; (80060d0 <prvAddNewTaskToReadyList+0x128>)
 80060a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80060b0:	bf00      	nop
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	200002ec 	.word	0x200002ec
 80060bc:	20000214 	.word	0x20000214
 80060c0:	200002f8 	.word	0x200002f8
 80060c4:	20000308 	.word	0x20000308
 80060c8:	200002f4 	.word	0x200002f4
 80060cc:	20000218 	.word	0x20000218
 80060d0:	e000ed04 	.word	0xe000ed04

080060d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80060da:	4b20      	ldr	r3, [pc, #128]	; (800615c <vTaskStartScheduler+0x88>)
 80060dc:	9301      	str	r3, [sp, #4]
 80060de:	2300      	movs	r3, #0
 80060e0:	9300      	str	r3, [sp, #0]
 80060e2:	2300      	movs	r3, #0
 80060e4:	2282      	movs	r2, #130	; 0x82
 80060e6:	491e      	ldr	r1, [pc, #120]	; (8006160 <vTaskStartScheduler+0x8c>)
 80060e8:	481e      	ldr	r0, [pc, #120]	; (8006164 <vTaskStartScheduler+0x90>)
 80060ea:	f7ff fe89 	bl	8005e00 <xTaskCreate>
 80060ee:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d102      	bne.n	80060fc <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80060f6:	f001 f967 	bl	80073c8 <xTimerCreateTimerTask>
 80060fa:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d116      	bne.n	8006130 <vTaskStartScheduler+0x5c>
        __asm volatile
 8006102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006106:	f383 8811 	msr	BASEPRI, r3
 800610a:	f3bf 8f6f 	isb	sy
 800610e:	f3bf 8f4f 	dsb	sy
 8006112:	60bb      	str	r3, [r7, #8]
    }
 8006114:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006116:	4b14      	ldr	r3, [pc, #80]	; (8006168 <vTaskStartScheduler+0x94>)
 8006118:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800611c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800611e:	4b13      	ldr	r3, [pc, #76]	; (800616c <vTaskStartScheduler+0x98>)
 8006120:	2201      	movs	r2, #1
 8006122:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006124:	4b12      	ldr	r3, [pc, #72]	; (8006170 <vTaskStartScheduler+0x9c>)
 8006126:	2200      	movs	r2, #0
 8006128:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800612a:	f001 fd23 	bl	8007b74 <xPortStartScheduler>
 800612e:	e00e      	b.n	800614e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006136:	d10a      	bne.n	800614e <vTaskStartScheduler+0x7a>
        __asm volatile
 8006138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613c:	f383 8811 	msr	BASEPRI, r3
 8006140:	f3bf 8f6f 	isb	sy
 8006144:	f3bf 8f4f 	dsb	sy
 8006148:	607b      	str	r3, [r7, #4]
    }
 800614a:	bf00      	nop
 800614c:	e7fe      	b.n	800614c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800614e:	4b09      	ldr	r3, [pc, #36]	; (8006174 <vTaskStartScheduler+0xa0>)
 8006150:	681b      	ldr	r3, [r3, #0]
}
 8006152:	bf00      	nop
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20000310 	.word	0x20000310
 8006160:	08008f70 	.word	0x08008f70
 8006164:	08006a39 	.word	0x08006a39
 8006168:	2000030c 	.word	0x2000030c
 800616c:	200002f8 	.word	0x200002f8
 8006170:	200002f0 	.word	0x200002f0
 8006174:	20000020 	.word	0x20000020

08006178 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006178:	b480      	push	{r7}
 800617a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800617c:	4b04      	ldr	r3, [pc, #16]	; (8006190 <vTaskSuspendAll+0x18>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3301      	adds	r3, #1
 8006182:	4a03      	ldr	r2, [pc, #12]	; (8006190 <vTaskSuspendAll+0x18>)
 8006184:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8006186:	bf00      	nop
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	20000314 	.word	0x20000314

08006194 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b088      	sub	sp, #32
 8006198:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800619a:	2300      	movs	r3, #0
 800619c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800619e:	2300      	movs	r3, #0
 80061a0:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80061a2:	4b71      	ldr	r3, [pc, #452]	; (8006368 <xTaskResumeAll+0x1d4>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10a      	bne.n	80061c0 <xTaskResumeAll+0x2c>
        __asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	607b      	str	r3, [r7, #4]
    }
 80061bc:	bf00      	nop
 80061be:	e7fe      	b.n	80061be <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80061c0:	f001 fd7a 	bl	8007cb8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80061c4:	4b68      	ldr	r3, [pc, #416]	; (8006368 <xTaskResumeAll+0x1d4>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	3b01      	subs	r3, #1
 80061ca:	4a67      	ldr	r2, [pc, #412]	; (8006368 <xTaskResumeAll+0x1d4>)
 80061cc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061ce:	4b66      	ldr	r3, [pc, #408]	; (8006368 <xTaskResumeAll+0x1d4>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f040 80c0 	bne.w	8006358 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061d8:	4b64      	ldr	r3, [pc, #400]	; (800636c <xTaskResumeAll+0x1d8>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 80bb 	beq.w	8006358 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061e2:	e08a      	b.n	80062fa <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e4:	4b62      	ldr	r3, [pc, #392]	; (8006370 <xTaskResumeAll+0x1dc>)
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	69fa      	ldr	r2, [r7, #28]
 80061f8:	6a12      	ldr	r2, [r2, #32]
 80061fa:	609a      	str	r2, [r3, #8]
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	69fa      	ldr	r2, [r7, #28]
 8006202:	69d2      	ldr	r2, [r2, #28]
 8006204:	605a      	str	r2, [r3, #4]
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	3318      	adds	r3, #24
 800620e:	429a      	cmp	r2, r3
 8006210:	d103      	bne.n	800621a <xTaskResumeAll+0x86>
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	6a1a      	ldr	r2, [r3, #32]
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	605a      	str	r2, [r3, #4]
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	2200      	movs	r2, #0
 800621e:	629a      	str	r2, [r3, #40]	; 0x28
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	1e5a      	subs	r2, r3, #1
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	60fb      	str	r3, [r7, #12]
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	69fa      	ldr	r2, [r7, #28]
 8006236:	68d2      	ldr	r2, [r2, #12]
 8006238:	609a      	str	r2, [r3, #8]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	69fa      	ldr	r2, [r7, #28]
 8006240:	6892      	ldr	r2, [r2, #8]
 8006242:	605a      	str	r2, [r3, #4]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	685a      	ldr	r2, [r3, #4]
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	3304      	adds	r3, #4
 800624c:	429a      	cmp	r2, r3
 800624e:	d103      	bne.n	8006258 <xTaskResumeAll+0xc4>
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	605a      	str	r2, [r3, #4]
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	2200      	movs	r2, #0
 800625c:	615a      	str	r2, [r3, #20]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	1e5a      	subs	r2, r3, #1
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800626c:	2201      	movs	r2, #1
 800626e:	409a      	lsls	r2, r3
 8006270:	4b40      	ldr	r3, [pc, #256]	; (8006374 <xTaskResumeAll+0x1e0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4313      	orrs	r3, r2
 8006276:	4a3f      	ldr	r2, [pc, #252]	; (8006374 <xTaskResumeAll+0x1e0>)
 8006278:	6013      	str	r3, [r2, #0]
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800627e:	493e      	ldr	r1, [pc, #248]	; (8006378 <xTaskResumeAll+0x1e4>)
 8006280:	4613      	mov	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	440b      	add	r3, r1
 800628a:	3304      	adds	r3, #4
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	60bb      	str	r3, [r7, #8]
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	609a      	str	r2, [r3, #8]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	689a      	ldr	r2, [r3, #8]
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	60da      	str	r2, [r3, #12]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	69fa      	ldr	r2, [r7, #28]
 80062a4:	3204      	adds	r2, #4
 80062a6:	605a      	str	r2, [r3, #4]
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	1d1a      	adds	r2, r3, #4
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	609a      	str	r2, [r3, #8]
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062b4:	4613      	mov	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4413      	add	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4a2e      	ldr	r2, [pc, #184]	; (8006378 <xTaskResumeAll+0x1e4>)
 80062be:	441a      	add	r2, r3
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	615a      	str	r2, [r3, #20]
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062c8:	492b      	ldr	r1, [pc, #172]	; (8006378 <xTaskResumeAll+0x1e4>)
 80062ca:	4613      	mov	r3, r2
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	4413      	add	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	440b      	add	r3, r1
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	1c59      	adds	r1, r3, #1
 80062d8:	4827      	ldr	r0, [pc, #156]	; (8006378 <xTaskResumeAll+0x1e4>)
 80062da:	4613      	mov	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4413      	add	r3, r2
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	4403      	add	r3, r0
 80062e4:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ea:	4b24      	ldr	r3, [pc, #144]	; (800637c <xTaskResumeAll+0x1e8>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d302      	bcc.n	80062fa <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 80062f4:	4b22      	ldr	r3, [pc, #136]	; (8006380 <xTaskResumeAll+0x1ec>)
 80062f6:	2201      	movs	r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062fa:	4b1d      	ldr	r3, [pc, #116]	; (8006370 <xTaskResumeAll+0x1dc>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f47f af70 	bne.w	80061e4 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800630a:	f000 fc2b 	bl	8006b64 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800630e:	4b1d      	ldr	r3, [pc, #116]	; (8006384 <xTaskResumeAll+0x1f0>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d010      	beq.n	800633c <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800631a:	f000 f853 	bl	80063c4 <xTaskIncrementTick>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d002      	beq.n	800632a <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8006324:	4b16      	ldr	r3, [pc, #88]	; (8006380 <xTaskResumeAll+0x1ec>)
 8006326:	2201      	movs	r2, #1
 8006328:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	3b01      	subs	r3, #1
 800632e:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1f1      	bne.n	800631a <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8006336:	4b13      	ldr	r3, [pc, #76]	; (8006384 <xTaskResumeAll+0x1f0>)
 8006338:	2200      	movs	r2, #0
 800633a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800633c:	4b10      	ldr	r3, [pc, #64]	; (8006380 <xTaskResumeAll+0x1ec>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d009      	beq.n	8006358 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8006344:	2301      	movs	r3, #1
 8006346:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006348:	4b0f      	ldr	r3, [pc, #60]	; (8006388 <xTaskResumeAll+0x1f4>)
 800634a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006358:	f001 fcde 	bl	8007d18 <vPortExitCritical>

    return xAlreadyYielded;
 800635c:	69bb      	ldr	r3, [r7, #24]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20000314 	.word	0x20000314
 800636c:	200002ec 	.word	0x200002ec
 8006370:	200002ac 	.word	0x200002ac
 8006374:	200002f4 	.word	0x200002f4
 8006378:	20000218 	.word	0x20000218
 800637c:	20000214 	.word	0x20000214
 8006380:	20000300 	.word	0x20000300
 8006384:	200002fc 	.word	0x200002fc
 8006388:	e000ed04 	.word	0xe000ed04

0800638c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006392:	4b05      	ldr	r3, [pc, #20]	; (80063a8 <xTaskGetTickCount+0x1c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006398:	687b      	ldr	r3, [r7, #4]
}
 800639a:	4618      	mov	r0, r3
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	200002f0 	.word	0x200002f0

080063ac <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80063ac:	b480      	push	{r7}
 80063ae:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80063b0:	4b03      	ldr	r3, [pc, #12]	; (80063c0 <uxTaskGetNumberOfTasks+0x14>)
 80063b2:	681b      	ldr	r3, [r3, #0]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	200002ec 	.word	0x200002ec

080063c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	; 0x28
 80063c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80063ca:	2300      	movs	r3, #0
 80063cc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063ce:	4b7d      	ldr	r3, [pc, #500]	; (80065c4 <xTaskIncrementTick+0x200>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f040 80ec 	bne.w	80065b0 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063d8:	4b7b      	ldr	r3, [pc, #492]	; (80065c8 <xTaskIncrementTick+0x204>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3301      	adds	r3, #1
 80063de:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80063e0:	4a79      	ldr	r2, [pc, #484]	; (80065c8 <xTaskIncrementTick+0x204>)
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d120      	bne.n	800642e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80063ec:	4b77      	ldr	r3, [pc, #476]	; (80065cc <xTaskIncrementTick+0x208>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00a      	beq.n	800640c <xTaskIncrementTick+0x48>
        __asm volatile
 80063f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fa:	f383 8811 	msr	BASEPRI, r3
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	f3bf 8f4f 	dsb	sy
 8006406:	607b      	str	r3, [r7, #4]
    }
 8006408:	bf00      	nop
 800640a:	e7fe      	b.n	800640a <xTaskIncrementTick+0x46>
 800640c:	4b6f      	ldr	r3, [pc, #444]	; (80065cc <xTaskIncrementTick+0x208>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	61fb      	str	r3, [r7, #28]
 8006412:	4b6f      	ldr	r3, [pc, #444]	; (80065d0 <xTaskIncrementTick+0x20c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a6d      	ldr	r2, [pc, #436]	; (80065cc <xTaskIncrementTick+0x208>)
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4a6d      	ldr	r2, [pc, #436]	; (80065d0 <xTaskIncrementTick+0x20c>)
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	4b6c      	ldr	r3, [pc, #432]	; (80065d4 <xTaskIncrementTick+0x210>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	3301      	adds	r3, #1
 8006426:	4a6b      	ldr	r2, [pc, #428]	; (80065d4 <xTaskIncrementTick+0x210>)
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	f000 fb9b 	bl	8006b64 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800642e:	4b6a      	ldr	r3, [pc, #424]	; (80065d8 <xTaskIncrementTick+0x214>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6a3a      	ldr	r2, [r7, #32]
 8006434:	429a      	cmp	r2, r3
 8006436:	f0c0 80a6 	bcc.w	8006586 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800643a:	4b64      	ldr	r3, [pc, #400]	; (80065cc <xTaskIncrementTick+0x208>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d104      	bne.n	800644e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006444:	4b64      	ldr	r3, [pc, #400]	; (80065d8 <xTaskIncrementTick+0x214>)
 8006446:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800644a:	601a      	str	r2, [r3, #0]
                    break;
 800644c:	e09b      	b.n	8006586 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800644e:	4b5f      	ldr	r3, [pc, #380]	; (80065cc <xTaskIncrementTick+0x208>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800645e:	6a3a      	ldr	r2, [r7, #32]
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	429a      	cmp	r2, r3
 8006464:	d203      	bcs.n	800646e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006466:	4a5c      	ldr	r2, [pc, #368]	; (80065d8 <xTaskIncrementTick+0x214>)
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800646c:	e08b      	b.n	8006586 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	613b      	str	r3, [r7, #16]
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	68d2      	ldr	r2, [r2, #12]
 800647c:	609a      	str	r2, [r3, #8]
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	6892      	ldr	r2, [r2, #8]
 8006486:	605a      	str	r2, [r3, #4]
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	3304      	adds	r3, #4
 8006490:	429a      	cmp	r2, r3
 8006492:	d103      	bne.n	800649c <xTaskIncrementTick+0xd8>
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	605a      	str	r2, [r3, #4]
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	2200      	movs	r2, #0
 80064a0:	615a      	str	r2, [r3, #20]
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	1e5a      	subs	r2, r3, #1
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d01e      	beq.n	80064f2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b8:	60fb      	str	r3, [r7, #12]
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	69ba      	ldr	r2, [r7, #24]
 80064c0:	6a12      	ldr	r2, [r2, #32]
 80064c2:	609a      	str	r2, [r3, #8]
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	69d2      	ldr	r2, [r2, #28]
 80064cc:	605a      	str	r2, [r3, #4]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	3318      	adds	r3, #24
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d103      	bne.n	80064e2 <xTaskIncrementTick+0x11e>
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	605a      	str	r2, [r3, #4]
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	2200      	movs	r2, #0
 80064e6:	629a      	str	r2, [r3, #40]	; 0x28
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	1e5a      	subs	r2, r3, #1
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f6:	2201      	movs	r2, #1
 80064f8:	409a      	lsls	r2, r3
 80064fa:	4b38      	ldr	r3, [pc, #224]	; (80065dc <xTaskIncrementTick+0x218>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4313      	orrs	r3, r2
 8006500:	4a36      	ldr	r2, [pc, #216]	; (80065dc <xTaskIncrementTick+0x218>)
 8006502:	6013      	str	r3, [r2, #0]
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006508:	4935      	ldr	r1, [pc, #212]	; (80065e0 <xTaskIncrementTick+0x21c>)
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	440b      	add	r3, r1
 8006514:	3304      	adds	r3, #4
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	60bb      	str	r3, [r7, #8]
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	609a      	str	r2, [r3, #8]
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	60da      	str	r2, [r3, #12]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	69ba      	ldr	r2, [r7, #24]
 800652e:	3204      	adds	r2, #4
 8006530:	605a      	str	r2, [r3, #4]
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	1d1a      	adds	r2, r3, #4
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	609a      	str	r2, [r3, #8]
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4a26      	ldr	r2, [pc, #152]	; (80065e0 <xTaskIncrementTick+0x21c>)
 8006548:	441a      	add	r2, r3
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	615a      	str	r2, [r3, #20]
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006552:	4923      	ldr	r1, [pc, #140]	; (80065e0 <xTaskIncrementTick+0x21c>)
 8006554:	4613      	mov	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4413      	add	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	440b      	add	r3, r1
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	1c59      	adds	r1, r3, #1
 8006562:	481f      	ldr	r0, [pc, #124]	; (80065e0 <xTaskIncrementTick+0x21c>)
 8006564:	4613      	mov	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4403      	add	r3, r0
 800656e:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006574:	4b1b      	ldr	r3, [pc, #108]	; (80065e4 <xTaskIncrementTick+0x220>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657a:	429a      	cmp	r2, r3
 800657c:	f67f af5d 	bls.w	800643a <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8006580:	2301      	movs	r3, #1
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006584:	e759      	b.n	800643a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006586:	4b17      	ldr	r3, [pc, #92]	; (80065e4 <xTaskIncrementTick+0x220>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800658c:	4914      	ldr	r1, [pc, #80]	; (80065e0 <xTaskIncrementTick+0x21c>)
 800658e:	4613      	mov	r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	4413      	add	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	440b      	add	r3, r1
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d901      	bls.n	80065a2 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 800659e:	2301      	movs	r3, #1
 80065a0:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80065a2:	4b11      	ldr	r3, [pc, #68]	; (80065e8 <xTaskIncrementTick+0x224>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d007      	beq.n	80065ba <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 80065aa:	2301      	movs	r3, #1
 80065ac:	627b      	str	r3, [r7, #36]	; 0x24
 80065ae:	e004      	b.n	80065ba <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80065b0:	4b0e      	ldr	r3, [pc, #56]	; (80065ec <xTaskIncrementTick+0x228>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	3301      	adds	r3, #1
 80065b6:	4a0d      	ldr	r2, [pc, #52]	; (80065ec <xTaskIncrementTick+0x228>)
 80065b8:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80065ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3728      	adds	r7, #40	; 0x28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	20000314 	.word	0x20000314
 80065c8:	200002f0 	.word	0x200002f0
 80065cc:	200002a4 	.word	0x200002a4
 80065d0:	200002a8 	.word	0x200002a8
 80065d4:	20000304 	.word	0x20000304
 80065d8:	2000030c 	.word	0x2000030c
 80065dc:	200002f4 	.word	0x200002f4
 80065e0:	20000218 	.word	0x20000218
 80065e4:	20000214 	.word	0x20000214
 80065e8:	20000300 	.word	0x20000300
 80065ec:	200002fc 	.word	0x200002fc

080065f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80065f6:	4b27      	ldr	r3, [pc, #156]	; (8006694 <vTaskSwitchContext+0xa4>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d003      	beq.n	8006606 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80065fe:	4b26      	ldr	r3, [pc, #152]	; (8006698 <vTaskSwitchContext+0xa8>)
 8006600:	2201      	movs	r2, #1
 8006602:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8006604:	e03f      	b.n	8006686 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8006606:	4b24      	ldr	r3, [pc, #144]	; (8006698 <vTaskSwitchContext+0xa8>)
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800660c:	4b23      	ldr	r3, [pc, #140]	; (800669c <vTaskSwitchContext+0xac>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	fab3 f383 	clz	r3, r3
 8006618:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800661a:	7afb      	ldrb	r3, [r7, #11]
 800661c:	f1c3 031f 	rsb	r3, r3, #31
 8006620:	617b      	str	r3, [r7, #20]
 8006622:	491f      	ldr	r1, [pc, #124]	; (80066a0 <vTaskSwitchContext+0xb0>)
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	4613      	mov	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4413      	add	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	440b      	add	r3, r1
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <vTaskSwitchContext+0x5c>
        __asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	607b      	str	r3, [r7, #4]
    }
 8006648:	bf00      	nop
 800664a:	e7fe      	b.n	800664a <vTaskSwitchContext+0x5a>
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	4613      	mov	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4413      	add	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4a12      	ldr	r2, [pc, #72]	; (80066a0 <vTaskSwitchContext+0xb0>)
 8006658:	4413      	add	r3, r2
 800665a:	613b      	str	r3, [r7, #16]
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	605a      	str	r2, [r3, #4]
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	3308      	adds	r3, #8
 800666e:	429a      	cmp	r2, r3
 8006670:	d104      	bne.n	800667c <vTaskSwitchContext+0x8c>
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	605a      	str	r2, [r3, #4]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	4a08      	ldr	r2, [pc, #32]	; (80066a4 <vTaskSwitchContext+0xb4>)
 8006684:	6013      	str	r3, [r2, #0]
}
 8006686:	bf00      	nop
 8006688:	371c      	adds	r7, #28
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000314 	.word	0x20000314
 8006698:	20000300 	.word	0x20000300
 800669c:	200002f4 	.word	0x200002f4
 80066a0:	20000218 	.word	0x20000218
 80066a4:	20000214 	.word	0x20000214

080066a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10a      	bne.n	80066ce <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	f383 8811 	msr	BASEPRI, r3
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	60fb      	str	r3, [r7, #12]
    }
 80066ca:	bf00      	nop
 80066cc:	e7fe      	b.n	80066cc <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066ce:	4b07      	ldr	r3, [pc, #28]	; (80066ec <vTaskPlaceOnEventList+0x44>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3318      	adds	r3, #24
 80066d4:	4619      	mov	r1, r3
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fe fd2f 	bl	800513a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80066dc:	2101      	movs	r1, #1
 80066de:	6838      	ldr	r0, [r7, #0]
 80066e0:	f000 fdf2 	bl	80072c8 <prvAddCurrentTaskToDelayedList>
}
 80066e4:	bf00      	nop
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	20000214 	.word	0x20000214

080066f0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	613b      	str	r3, [r7, #16]
    }
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	617b      	str	r3, [r7, #20]
 800671e:	4b16      	ldr	r3, [pc, #88]	; (8006778 <vTaskPlaceOnEventListRestricted+0x88>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	61da      	str	r2, [r3, #28]
 8006726:	4b14      	ldr	r3, [pc, #80]	; (8006778 <vTaskPlaceOnEventListRestricted+0x88>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	6892      	ldr	r2, [r2, #8]
 800672e:	621a      	str	r2, [r3, #32]
 8006730:	4b11      	ldr	r3, [pc, #68]	; (8006778 <vTaskPlaceOnEventListRestricted+0x88>)
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	3218      	adds	r2, #24
 800673a:	605a      	str	r2, [r3, #4]
 800673c:	4b0e      	ldr	r3, [pc, #56]	; (8006778 <vTaskPlaceOnEventListRestricted+0x88>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f103 0218 	add.w	r2, r3, #24
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	609a      	str	r2, [r3, #8]
 8006748:	4b0b      	ldr	r3, [pc, #44]	; (8006778 <vTaskPlaceOnEventListRestricted+0x88>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	629a      	str	r2, [r3, #40]	; 0x28
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	1c5a      	adds	r2, r3, #1
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8006760:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006764:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006766:	6879      	ldr	r1, [r7, #4]
 8006768:	68b8      	ldr	r0, [r7, #8]
 800676a:	f000 fdad 	bl	80072c8 <prvAddCurrentTaskToDelayedList>
    }
 800676e:	bf00      	nop
 8006770:	3718      	adds	r7, #24
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	20000214 	.word	0x20000214

0800677c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800677c:	b480      	push	{r7}
 800677e:	b08b      	sub	sp, #44	; 0x2c
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800678c:	6a3b      	ldr	r3, [r7, #32]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	60fb      	str	r3, [r7, #12]
    }
 80067a4:	bf00      	nop
 80067a6:	e7fe      	b.n	80067a6 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	6a3b      	ldr	r3, [r7, #32]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	6a3a      	ldr	r2, [r7, #32]
 80067b4:	6a12      	ldr	r2, [r2, #32]
 80067b6:	609a      	str	r2, [r3, #8]
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	6a1b      	ldr	r3, [r3, #32]
 80067bc:	6a3a      	ldr	r2, [r7, #32]
 80067be:	69d2      	ldr	r2, [r2, #28]
 80067c0:	605a      	str	r2, [r3, #4]
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	6a3b      	ldr	r3, [r7, #32]
 80067c8:	3318      	adds	r3, #24
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d103      	bne.n	80067d6 <xTaskRemoveFromEventList+0x5a>
 80067ce:	6a3b      	ldr	r3, [r7, #32]
 80067d0:	6a1a      	ldr	r2, [r3, #32]
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	605a      	str	r2, [r3, #4]
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	2200      	movs	r2, #0
 80067da:	629a      	str	r2, [r3, #40]	; 0x28
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	1e5a      	subs	r2, r3, #1
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067e6:	4b4a      	ldr	r3, [pc, #296]	; (8006910 <xTaskRemoveFromEventList+0x194>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d15e      	bne.n	80068ac <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	695b      	ldr	r3, [r3, #20]
 80067f2:	617b      	str	r3, [r7, #20]
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	6a3a      	ldr	r2, [r7, #32]
 80067fa:	68d2      	ldr	r2, [r2, #12]
 80067fc:	609a      	str	r2, [r3, #8]
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	6a3a      	ldr	r2, [r7, #32]
 8006804:	6892      	ldr	r2, [r2, #8]
 8006806:	605a      	str	r2, [r3, #4]
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	3304      	adds	r3, #4
 8006810:	429a      	cmp	r2, r3
 8006812:	d103      	bne.n	800681c <xTaskRemoveFromEventList+0xa0>
 8006814:	6a3b      	ldr	r3, [r7, #32]
 8006816:	68da      	ldr	r2, [r3, #12]
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	605a      	str	r2, [r3, #4]
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	2200      	movs	r2, #0
 8006820:	615a      	str	r2, [r3, #20]
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	1e5a      	subs	r2, r3, #1
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006830:	2201      	movs	r2, #1
 8006832:	409a      	lsls	r2, r3
 8006834:	4b37      	ldr	r3, [pc, #220]	; (8006914 <xTaskRemoveFromEventList+0x198>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4313      	orrs	r3, r2
 800683a:	4a36      	ldr	r2, [pc, #216]	; (8006914 <xTaskRemoveFromEventList+0x198>)
 800683c:	6013      	str	r3, [r2, #0]
 800683e:	6a3b      	ldr	r3, [r7, #32]
 8006840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006842:	4935      	ldr	r1, [pc, #212]	; (8006918 <xTaskRemoveFromEventList+0x19c>)
 8006844:	4613      	mov	r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	3304      	adds	r3, #4
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	613b      	str	r3, [r7, #16]
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	609a      	str	r2, [r3, #8]
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	60da      	str	r2, [r3, #12]
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	6a3a      	ldr	r2, [r7, #32]
 8006868:	3204      	adds	r2, #4
 800686a:	605a      	str	r2, [r3, #4]
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	1d1a      	adds	r2, r3, #4
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	609a      	str	r2, [r3, #8]
 8006874:	6a3b      	ldr	r3, [r7, #32]
 8006876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4a25      	ldr	r2, [pc, #148]	; (8006918 <xTaskRemoveFromEventList+0x19c>)
 8006882:	441a      	add	r2, r3
 8006884:	6a3b      	ldr	r3, [r7, #32]
 8006886:	615a      	str	r2, [r3, #20]
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688c:	4922      	ldr	r1, [pc, #136]	; (8006918 <xTaskRemoveFromEventList+0x19c>)
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	1c59      	adds	r1, r3, #1
 800689c:	481e      	ldr	r0, [pc, #120]	; (8006918 <xTaskRemoveFromEventList+0x19c>)
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4403      	add	r3, r0
 80068a8:	6019      	str	r1, [r3, #0]
 80068aa:	e01b      	b.n	80068e4 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80068ac:	4b1b      	ldr	r3, [pc, #108]	; (800691c <xTaskRemoveFromEventList+0x1a0>)
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	61bb      	str	r3, [r7, #24]
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	69ba      	ldr	r2, [r7, #24]
 80068b6:	61da      	str	r2, [r3, #28]
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	621a      	str	r2, [r3, #32]
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	6a3a      	ldr	r2, [r7, #32]
 80068c6:	3218      	adds	r2, #24
 80068c8:	605a      	str	r2, [r3, #4]
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	f103 0218 	add.w	r2, r3, #24
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	609a      	str	r2, [r3, #8]
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	4a11      	ldr	r2, [pc, #68]	; (800691c <xTaskRemoveFromEventList+0x1a0>)
 80068d8:	629a      	str	r2, [r3, #40]	; 0x28
 80068da:	4b10      	ldr	r3, [pc, #64]	; (800691c <xTaskRemoveFromEventList+0x1a0>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3301      	adds	r3, #1
 80068e0:	4a0e      	ldr	r2, [pc, #56]	; (800691c <xTaskRemoveFromEventList+0x1a0>)
 80068e2:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068e8:	4b0d      	ldr	r3, [pc, #52]	; (8006920 <xTaskRemoveFromEventList+0x1a4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d905      	bls.n	80068fe <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80068f2:	2301      	movs	r3, #1
 80068f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80068f6:	4b0b      	ldr	r3, [pc, #44]	; (8006924 <xTaskRemoveFromEventList+0x1a8>)
 80068f8:	2201      	movs	r2, #1
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	e001      	b.n	8006902 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 80068fe:	2300      	movs	r3, #0
 8006900:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006904:	4618      	mov	r0, r3
 8006906:	372c      	adds	r7, #44	; 0x2c
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	20000314 	.word	0x20000314
 8006914:	200002f4 	.word	0x200002f4
 8006918:	20000218 	.word	0x20000218
 800691c:	200002ac 	.word	0x200002ac
 8006920:	20000214 	.word	0x20000214
 8006924:	20000300 	.word	0x20000300

08006928 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006930:	4b06      	ldr	r3, [pc, #24]	; (800694c <vTaskInternalSetTimeOutState+0x24>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <vTaskInternalSetTimeOutState+0x28>)
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	605a      	str	r2, [r3, #4]
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	20000304 	.word	0x20000304
 8006950:	200002f0 	.word	0x200002f0

08006954 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b088      	sub	sp, #32
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10a      	bne.n	800697a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	613b      	str	r3, [r7, #16]
    }
 8006976:	bf00      	nop
 8006978:	e7fe      	b.n	8006978 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10a      	bne.n	8006996 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8006980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006984:	f383 8811 	msr	BASEPRI, r3
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	f3bf 8f4f 	dsb	sy
 8006990:	60fb      	str	r3, [r7, #12]
    }
 8006992:	bf00      	nop
 8006994:	e7fe      	b.n	8006994 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8006996:	f001 f98f 	bl	8007cb8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800699a:	4b1f      	ldr	r3, [pc, #124]	; (8006a18 <xTaskCheckForTimeOut+0xc4>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069b2:	d102      	bne.n	80069ba <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80069b4:	2300      	movs	r3, #0
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	e026      	b.n	8006a08 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	4b17      	ldr	r3, [pc, #92]	; (8006a1c <xTaskCheckForTimeOut+0xc8>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d00a      	beq.n	80069dc <xTaskCheckForTimeOut+0x88>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d305      	bcc.n	80069dc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80069d0:	2301      	movs	r3, #1
 80069d2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2200      	movs	r2, #0
 80069d8:	601a      	str	r2, [r3, #0]
 80069da:	e015      	b.n	8006a08 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d20b      	bcs.n	80069fe <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	1ad2      	subs	r2, r2, r3
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7ff ff98 	bl	8006928 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80069f8:	2300      	movs	r3, #0
 80069fa:	61fb      	str	r3, [r7, #28]
 80069fc:	e004      	b.n	8006a08 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2200      	movs	r2, #0
 8006a02:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006a04:	2301      	movs	r3, #1
 8006a06:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006a08:	f001 f986 	bl	8007d18 <vPortExitCritical>

    return xReturn;
 8006a0c:	69fb      	ldr	r3, [r7, #28]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3720      	adds	r7, #32
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	200002f0 	.word	0x200002f0
 8006a1c:	20000304 	.word	0x20000304

08006a20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006a24:	4b03      	ldr	r3, [pc, #12]	; (8006a34 <vTaskMissedYield+0x14>)
 8006a26:	2201      	movs	r2, #1
 8006a28:	601a      	str	r2, [r3, #0]
}
 8006a2a:	bf00      	nop
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr
 8006a34:	20000300 	.word	0x20000300

08006a38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006a40:	f000 f852 	bl	8006ae8 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a44:	4b06      	ldr	r3, [pc, #24]	; (8006a60 <prvIdleTask+0x28>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d9f9      	bls.n	8006a40 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006a4c:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <prvIdleTask+0x2c>)
 8006a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a52:	601a      	str	r2, [r3, #0]
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006a5c:	e7f0      	b.n	8006a40 <prvIdleTask+0x8>
 8006a5e:	bf00      	nop
 8006a60:	20000218 	.word	0x20000218
 8006a64:	e000ed04 	.word	0xe000ed04

08006a68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a6e:	2300      	movs	r3, #0
 8006a70:	607b      	str	r3, [r7, #4]
 8006a72:	e00c      	b.n	8006a8e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	4613      	mov	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4413      	add	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4a12      	ldr	r2, [pc, #72]	; (8006ac8 <prvInitialiseTaskLists+0x60>)
 8006a80:	4413      	add	r3, r2
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fe fb08 	bl	8005098 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2b04      	cmp	r3, #4
 8006a92:	d9ef      	bls.n	8006a74 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006a94:	480d      	ldr	r0, [pc, #52]	; (8006acc <prvInitialiseTaskLists+0x64>)
 8006a96:	f7fe faff 	bl	8005098 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006a9a:	480d      	ldr	r0, [pc, #52]	; (8006ad0 <prvInitialiseTaskLists+0x68>)
 8006a9c:	f7fe fafc 	bl	8005098 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006aa0:	480c      	ldr	r0, [pc, #48]	; (8006ad4 <prvInitialiseTaskLists+0x6c>)
 8006aa2:	f7fe faf9 	bl	8005098 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006aa6:	480c      	ldr	r0, [pc, #48]	; (8006ad8 <prvInitialiseTaskLists+0x70>)
 8006aa8:	f7fe faf6 	bl	8005098 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8006aac:	480b      	ldr	r0, [pc, #44]	; (8006adc <prvInitialiseTaskLists+0x74>)
 8006aae:	f7fe faf3 	bl	8005098 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006ab2:	4b0b      	ldr	r3, [pc, #44]	; (8006ae0 <prvInitialiseTaskLists+0x78>)
 8006ab4:	4a05      	ldr	r2, [pc, #20]	; (8006acc <prvInitialiseTaskLists+0x64>)
 8006ab6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ab8:	4b0a      	ldr	r3, [pc, #40]	; (8006ae4 <prvInitialiseTaskLists+0x7c>)
 8006aba:	4a05      	ldr	r2, [pc, #20]	; (8006ad0 <prvInitialiseTaskLists+0x68>)
 8006abc:	601a      	str	r2, [r3, #0]
}
 8006abe:	bf00      	nop
 8006ac0:	3708      	adds	r7, #8
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000218 	.word	0x20000218
 8006acc:	2000027c 	.word	0x2000027c
 8006ad0:	20000290 	.word	0x20000290
 8006ad4:	200002ac 	.word	0x200002ac
 8006ad8:	200002c0 	.word	0x200002c0
 8006adc:	200002d8 	.word	0x200002d8
 8006ae0:	200002a4 	.word	0x200002a4
 8006ae4:	200002a8 	.word	0x200002a8

08006ae8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006aee:	e019      	b.n	8006b24 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8006af0:	f001 f8e2 	bl	8007cb8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006af4:	4b10      	ldr	r3, [pc, #64]	; (8006b38 <prvCheckTasksWaitingTermination+0x50>)
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	3304      	adds	r3, #4
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe fb53 	bl	80051ac <uxListRemove>
                --uxCurrentNumberOfTasks;
 8006b06:	4b0d      	ldr	r3, [pc, #52]	; (8006b3c <prvCheckTasksWaitingTermination+0x54>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	4a0b      	ldr	r2, [pc, #44]	; (8006b3c <prvCheckTasksWaitingTermination+0x54>)
 8006b0e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8006b10:	4b0b      	ldr	r3, [pc, #44]	; (8006b40 <prvCheckTasksWaitingTermination+0x58>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3b01      	subs	r3, #1
 8006b16:	4a0a      	ldr	r2, [pc, #40]	; (8006b40 <prvCheckTasksWaitingTermination+0x58>)
 8006b18:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8006b1a:	f001 f8fd 	bl	8007d18 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 f810 	bl	8006b44 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b24:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <prvCheckTasksWaitingTermination+0x58>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e1      	bne.n	8006af0 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	200002c0 	.word	0x200002c0
 8006b3c:	200002ec 	.word	0x200002ec
 8006b40:	200002d4 	.word	0x200002d4

08006b44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fa8d 	bl	8008070 <vPortFree>
            vPortFree( pxTCB );
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f001 fa8a 	bl	8008070 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006b5c:	bf00      	nop
 8006b5e:	3708      	adds	r7, #8
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b68:	4b0a      	ldr	r3, [pc, #40]	; (8006b94 <prvResetNextTaskUnblockTime+0x30>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d104      	bne.n	8006b7c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006b72:	4b09      	ldr	r3, [pc, #36]	; (8006b98 <prvResetNextTaskUnblockTime+0x34>)
 8006b74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b78:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006b7a:	e005      	b.n	8006b88 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <prvResetNextTaskUnblockTime+0x30>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a04      	ldr	r2, [pc, #16]	; (8006b98 <prvResetNextTaskUnblockTime+0x34>)
 8006b86:	6013      	str	r3, [r2, #0]
}
 8006b88:	bf00      	nop
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	200002a4 	.word	0x200002a4
 8006b98:	2000030c 	.word	0x2000030c

08006b9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8006ba2:	4b0b      	ldr	r3, [pc, #44]	; (8006bd0 <xTaskGetSchedulerState+0x34>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d102      	bne.n	8006bb0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006baa:	2301      	movs	r3, #1
 8006bac:	607b      	str	r3, [r7, #4]
 8006bae:	e008      	b.n	8006bc2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bb0:	4b08      	ldr	r3, [pc, #32]	; (8006bd4 <xTaskGetSchedulerState+0x38>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d102      	bne.n	8006bbe <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8006bb8:	2302      	movs	r3, #2
 8006bba:	607b      	str	r3, [r7, #4]
 8006bbc:	e001      	b.n	8006bc2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8006bc2:	687b      	ldr	r3, [r7, #4]
    }
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	200002f8 	.word	0x200002f8
 8006bd4:	20000314 	.word	0x20000314

08006bd8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d063      	beq.n	8006cb6 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006bee:	4b34      	ldr	r3, [pc, #208]	; (8006cc0 <xTaskPriorityDisinherit+0xe8>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d00a      	beq.n	8006c0e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8006bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfc:	f383 8811 	msr	BASEPRI, r3
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	f3bf 8f4f 	dsb	sy
 8006c08:	60fb      	str	r3, [r7, #12]
    }
 8006c0a:	bf00      	nop
 8006c0c:	e7fe      	b.n	8006c0c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d10a      	bne.n	8006c2c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8006c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1a:	f383 8811 	msr	BASEPRI, r3
 8006c1e:	f3bf 8f6f 	isb	sy
 8006c22:	f3bf 8f4f 	dsb	sy
 8006c26:	60bb      	str	r3, [r7, #8]
    }
 8006c28:	bf00      	nop
 8006c2a:	e7fe      	b.n	8006c2a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c30:	1e5a      	subs	r2, r3, #1
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d039      	beq.n	8006cb6 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d135      	bne.n	8006cb6 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	3304      	adds	r3, #4
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7fe faac 	bl	80051ac <uxListRemove>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10a      	bne.n	8006c70 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5e:	2201      	movs	r2, #1
 8006c60:	fa02 f303 	lsl.w	r3, r2, r3
 8006c64:	43da      	mvns	r2, r3
 8006c66:	4b17      	ldr	r3, [pc, #92]	; (8006cc4 <xTaskPriorityDisinherit+0xec>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	4a15      	ldr	r2, [pc, #84]	; (8006cc4 <xTaskPriorityDisinherit+0xec>)
 8006c6e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7c:	f1c3 0205 	rsb	r2, r3, #5
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	2201      	movs	r2, #1
 8006c8a:	409a      	lsls	r2, r3
 8006c8c:	4b0d      	ldr	r3, [pc, #52]	; (8006cc4 <xTaskPriorityDisinherit+0xec>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	4a0c      	ldr	r2, [pc, #48]	; (8006cc4 <xTaskPriorityDisinherit+0xec>)
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4a09      	ldr	r2, [pc, #36]	; (8006cc8 <xTaskPriorityDisinherit+0xf0>)
 8006ca4:	441a      	add	r2, r3
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	4619      	mov	r1, r3
 8006cac:	4610      	mov	r0, r2
 8006cae:	f7fe fa20 	bl	80050f2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006cb6:	697b      	ldr	r3, [r7, #20]
    }
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3718      	adds	r7, #24
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000214 	.word	0x20000214
 8006cc4:	200002f4 	.word	0x200002f4
 8006cc8:	20000218 	.word	0x20000218

08006ccc <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
 8006cd8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	613b      	str	r3, [r7, #16]
    }
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8006cf6:	f000 ffdf 	bl	8007cb8 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006cfa:	4b32      	ldr	r3, [pc, #200]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	4413      	add	r3, r2
 8006d02:	3354      	adds	r3, #84	; 0x54
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	d022      	beq.n	8006d52 <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8006d0c:	4b2d      	ldr	r3, [pc, #180]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	3214      	adds	r2, #20
 8006d14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	43d2      	mvns	r2, r2
 8006d1c:	4011      	ands	r1, r2
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	3214      	adds	r2, #20
 8006d22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8006d26:	4b27      	ldr	r3, [pc, #156]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	3354      	adds	r3, #84	; 0x54
 8006d30:	2201      	movs	r2, #1
 8006d32:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00b      	beq.n	8006d52 <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	6a38      	ldr	r0, [r7, #32]
 8006d3e:	f000 fac3 	bl	80072c8 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8006d42:	4b21      	ldr	r3, [pc, #132]	; (8006dc8 <xTaskGenericNotifyWait+0xfc>)
 8006d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d48:	601a      	str	r2, [r3, #0]
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006d52:	f000 ffe1 	bl	8007d18 <vPortExitCritical>

        taskENTER_CRITICAL();
 8006d56:	f000 ffaf 	bl	8007cb8 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d007      	beq.n	8006d70 <xTaskGenericNotifyWait+0xa4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8006d60:	4b18      	ldr	r3, [pc, #96]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	3214      	adds	r2, #20
 8006d68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006d70:	4b14      	ldr	r3, [pc, #80]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	4413      	add	r3, r2
 8006d78:	3354      	adds	r3, #84	; 0x54
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d002      	beq.n	8006d88 <xTaskGenericNotifyWait+0xbc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	617b      	str	r3, [r7, #20]
 8006d86:	e00e      	b.n	8006da6 <xTaskGenericNotifyWait+0xda>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8006d88:	4b0e      	ldr	r3, [pc, #56]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	3214      	adds	r2, #20
 8006d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	43d2      	mvns	r2, r2
 8006d98:	4011      	ands	r1, r2
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	3214      	adds	r2, #20
 8006d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8006da2:	2301      	movs	r3, #1
 8006da4:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8006da6:	4b07      	ldr	r3, [pc, #28]	; (8006dc4 <xTaskGenericNotifyWait+0xf8>)
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	4413      	add	r3, r2
 8006dae:	3354      	adds	r3, #84	; 0x54
 8006db0:	2200      	movs	r2, #0
 8006db2:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8006db4:	f000 ffb0 	bl	8007d18 <vPortExitCritical>

        return xReturn;
 8006db8:	697b      	ldr	r3, [r7, #20]
    }
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	20000214 	.word	0x20000214
 8006dc8:	e000ed04 	.word	0xe000ed04

08006dcc <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08e      	sub	sp, #56	; 0x38
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
 8006dd8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00a      	beq.n	8006dfa <xTaskGenericNotify+0x2e>
        __asm volatile
 8006de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de8:	f383 8811 	msr	BASEPRI, r3
 8006dec:	f3bf 8f6f 	isb	sy
 8006df0:	f3bf 8f4f 	dsb	sy
 8006df4:	623b      	str	r3, [r7, #32]
    }
 8006df6:	bf00      	nop
 8006df8:	e7fe      	b.n	8006df8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10a      	bne.n	8006e16 <xTaskGenericNotify+0x4a>
        __asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	61fb      	str	r3, [r7, #28]
    }
 8006e12:	bf00      	nop
 8006e14:	e7fe      	b.n	8006e14 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 8006e1a:	f000 ff4d 	bl	8007cb8 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8006e1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d006      	beq.n	8006e32 <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	3214      	adds	r2, #20
 8006e2a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e30:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8006e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	4413      	add	r3, r2
 8006e38:	3354      	adds	r3, #84	; 0x54
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006e40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	4413      	add	r3, r2
 8006e46:	3354      	adds	r3, #84	; 0x54
 8006e48:	2202      	movs	r2, #2
 8006e4a:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006e4c:	78fb      	ldrb	r3, [r7, #3]
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d83b      	bhi.n	8006eca <xTaskGenericNotify+0xfe>
 8006e52:	a201      	add	r2, pc, #4	; (adr r2, 8006e58 <xTaskGenericNotify+0x8c>)
 8006e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e58:	08006ee9 	.word	0x08006ee9
 8006e5c:	08006e6d 	.word	0x08006e6d
 8006e60:	08006e89 	.word	0x08006e89
 8006e64:	08006ea1 	.word	0x08006ea1
 8006e68:	08006eaf 	.word	0x08006eaf
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6e:	68ba      	ldr	r2, [r7, #8]
 8006e70:	3214      	adds	r2, #20
 8006e72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	ea42 0103 	orr.w	r1, r2, r3
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	3214      	adds	r2, #20
 8006e82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006e86:	e032      	b.n	8006eee <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8a:	68ba      	ldr	r2, [r7, #8]
 8006e8c:	3214      	adds	r2, #20
 8006e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e92:	1c59      	adds	r1, r3, #1
 8006e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	3214      	adds	r2, #20
 8006e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006e9e:	e026      	b.n	8006eee <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea2:	68ba      	ldr	r2, [r7, #8]
 8006ea4:	3214      	adds	r2, #20
 8006ea6:	6879      	ldr	r1, [r7, #4]
 8006ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006eac:	e01f      	b.n	8006eee <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006eae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d006      	beq.n	8006ec4 <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	3214      	adds	r2, #20
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006ec2:	e014      	b.n	8006eee <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 8006ec8:	e011      	b.n	8006eee <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006eca:	4b4c      	ldr	r3, [pc, #304]	; (8006ffc <xTaskGenericNotify+0x230>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00c      	beq.n	8006eec <xTaskGenericNotify+0x120>
        __asm volatile
 8006ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed6:	f383 8811 	msr	BASEPRI, r3
 8006eda:	f3bf 8f6f 	isb	sy
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	61bb      	str	r3, [r7, #24]
    }
 8006ee4:	bf00      	nop
 8006ee6:	e7fe      	b.n	8006ee6 <xTaskGenericNotify+0x11a>
                    break;
 8006ee8:	bf00      	nop
 8006eea:	e000      	b.n	8006eee <xTaskGenericNotify+0x122>

                    break;
 8006eec:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006eee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d17b      	bne.n	8006fee <xTaskGenericNotify+0x222>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8006efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f02:	68d2      	ldr	r2, [r2, #12]
 8006f04:	609a      	str	r2, [r3, #8]
 8006f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f0c:	6892      	ldr	r2, [r2, #8]
 8006f0e:	605a      	str	r2, [r3, #4]
 8006f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f16:	3304      	adds	r3, #4
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d103      	bne.n	8006f24 <xTaskGenericNotify+0x158>
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1e:	68da      	ldr	r2, [r3, #12]
 8006f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f22:	605a      	str	r2, [r3, #4]
 8006f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f26:	2200      	movs	r2, #0
 8006f28:	615a      	str	r2, [r3, #20]
 8006f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	1e5a      	subs	r2, r3, #1
 8006f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f32:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8006f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f38:	2201      	movs	r2, #1
 8006f3a:	409a      	lsls	r2, r3
 8006f3c:	4b30      	ldr	r3, [pc, #192]	; (8007000 <xTaskGenericNotify+0x234>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	4a2f      	ldr	r2, [pc, #188]	; (8007000 <xTaskGenericNotify+0x234>)
 8006f44:	6013      	str	r3, [r2, #0]
 8006f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f4a:	492e      	ldr	r1, [pc, #184]	; (8007004 <xTaskGenericNotify+0x238>)
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	440b      	add	r3, r1
 8006f56:	3304      	adds	r3, #4
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f60:	609a      	str	r2, [r3, #8]
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	689a      	ldr	r2, [r3, #8]
 8006f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f68:	60da      	str	r2, [r3, #12]
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f70:	3204      	adds	r2, #4
 8006f72:	605a      	str	r2, [r3, #4]
 8006f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f76:	1d1a      	adds	r2, r3, #4
 8006f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7a:	609a      	str	r2, [r3, #8]
 8006f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f80:	4613      	mov	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4413      	add	r3, r2
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	4a1e      	ldr	r2, [pc, #120]	; (8007004 <xTaskGenericNotify+0x238>)
 8006f8a:	441a      	add	r2, r3
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8e:	615a      	str	r2, [r3, #20]
 8006f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f94:	491b      	ldr	r1, [pc, #108]	; (8007004 <xTaskGenericNotify+0x238>)
 8006f96:	4613      	mov	r3, r2
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	440b      	add	r3, r1
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	1c59      	adds	r1, r3, #1
 8006fa4:	4817      	ldr	r0, [pc, #92]	; (8007004 <xTaskGenericNotify+0x238>)
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	4413      	add	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	4403      	add	r3, r0
 8006fb0:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00a      	beq.n	8006fd0 <xTaskGenericNotify+0x204>
        __asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	617b      	str	r3, [r7, #20]
    }
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <xTaskGenericNotify+0x202>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	; (8007008 <xTaskGenericNotify+0x23c>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d907      	bls.n	8006fee <xTaskGenericNotify+0x222>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8006fde:	4b0b      	ldr	r3, [pc, #44]	; (800700c <xTaskGenericNotify+0x240>)
 8006fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	f3bf 8f4f 	dsb	sy
 8006fea:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006fee:	f000 fe93 	bl	8007d18 <vPortExitCritical>

        return xReturn;
 8006ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3738      	adds	r7, #56	; 0x38
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	200002f0 	.word	0x200002f0
 8007000:	200002f4 	.word	0x200002f4
 8007004:	20000218 	.word	0x20000218
 8007008:	20000214 	.word	0x20000214
 800700c:	e000ed04 	.word	0xe000ed04

08007010 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8007010:	b580      	push	{r7, lr}
 8007012:	b092      	sub	sp, #72	; 0x48
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800701e:	2301      	movs	r3, #1
 8007020:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10a      	bne.n	800703e <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800703a:	bf00      	nop
 800703c:	e7fe      	b.n	800703c <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00a      	beq.n	800705a <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8007044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007048:	f383 8811 	msr	BASEPRI, r3
 800704c:	f3bf 8f6f 	isb	sy
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8007056:	bf00      	nop
 8007058:	e7fe      	b.n	8007058 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800705a:	f000 ff0f 	bl	8007e7c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	643b      	str	r3, [r7, #64]	; 0x40
        __asm volatile
 8007062:	f3ef 8211 	mrs	r2, BASEPRI
 8007066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	623a      	str	r2, [r7, #32]
 8007078:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800707a:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800707c:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 800707e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007080:	2b00      	cmp	r3, #0
 8007082:	d006      	beq.n	8007092 <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8007084:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	3214      	adds	r2, #20
 800708a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800708e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007090:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8007092:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4413      	add	r3, r2
 8007098:	3354      	adds	r3, #84	; 0x54
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80070a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	4413      	add	r3, r2
 80070a6:	3354      	adds	r3, #84	; 0x54
 80070a8:	2202      	movs	r2, #2
 80070aa:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80070ac:	78fb      	ldrb	r3, [r7, #3]
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d83b      	bhi.n	800712a <xTaskGenericNotifyFromISR+0x11a>
 80070b2:	a201      	add	r2, pc, #4	; (adr r2, 80070b8 <xTaskGenericNotifyFromISR+0xa8>)
 80070b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b8:	08007149 	.word	0x08007149
 80070bc:	080070cd 	.word	0x080070cd
 80070c0:	080070e9 	.word	0x080070e9
 80070c4:	08007101 	.word	0x08007101
 80070c8:	0800710f 	.word	0x0800710f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80070cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	3214      	adds	r2, #20
 80070d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	ea42 0103 	orr.w	r1, r2, r3
 80070dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	3214      	adds	r2, #20
 80070e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80070e6:	e032      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80070e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	3214      	adds	r2, #20
 80070ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070f2:	1c59      	adds	r1, r3, #1
 80070f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	3214      	adds	r2, #20
 80070fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80070fe:	e026      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	3214      	adds	r2, #20
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800710c:	e01f      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800710e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007112:	2b02      	cmp	r3, #2
 8007114:	d006      	beq.n	8007124 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007116:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	3214      	adds	r2, #20
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8007122:	e014      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8007124:	2300      	movs	r3, #0
 8007126:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 8007128:	e011      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800712a:	4b60      	ldr	r3, [pc, #384]	; (80072ac <xTaskGenericNotifyFromISR+0x29c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00c      	beq.n	800714c <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 8007132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	f3bf 8f6f 	isb	sy
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	61bb      	str	r3, [r7, #24]
    }
 8007144:	bf00      	nop
 8007146:	e7fe      	b.n	8007146 <xTaskGenericNotifyFromISR+0x136>
                    break;
 8007148:	bf00      	nop
 800714a:	e000      	b.n	800714e <xTaskGenericNotifyFromISR+0x13e>
                    break;
 800714c:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800714e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007152:	2b01      	cmp	r3, #1
 8007154:	f040 809e 	bne.w	8007294 <xTaskGenericNotifyFromISR+0x284>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800715a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00a      	beq.n	8007176 <xTaskGenericNotifyFromISR+0x166>
        __asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	617b      	str	r3, [r7, #20]
    }
 8007172:	bf00      	nop
 8007174:	e7fe      	b.n	8007174 <xTaskGenericNotifyFromISR+0x164>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007176:	4b4e      	ldr	r3, [pc, #312]	; (80072b0 <xTaskGenericNotifyFromISR+0x2a0>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d15e      	bne.n	800723c <xTaskGenericNotifyFromISR+0x22c>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800717e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	633b      	str	r3, [r7, #48]	; 0x30
 8007184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800718a:	68d2      	ldr	r2, [r2, #12]
 800718c:	609a      	str	r2, [r3, #8]
 800718e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007194:	6892      	ldr	r2, [r2, #8]
 8007196:	605a      	str	r2, [r3, #4]
 8007198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800719a:	685a      	ldr	r2, [r3, #4]
 800719c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800719e:	3304      	adds	r3, #4
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d103      	bne.n	80071ac <xTaskGenericNotifyFromISR+0x19c>
 80071a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071a6:	68da      	ldr	r2, [r3, #12]
 80071a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071aa:	605a      	str	r2, [r3, #4]
 80071ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071ae:	2200      	movs	r2, #0
 80071b0:	615a      	str	r2, [r3, #20]
 80071b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	1e5a      	subs	r2, r3, #1
 80071b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ba:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80071bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c0:	2201      	movs	r2, #1
 80071c2:	409a      	lsls	r2, r3
 80071c4:	4b3b      	ldr	r3, [pc, #236]	; (80072b4 <xTaskGenericNotifyFromISR+0x2a4>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	4a3a      	ldr	r2, [pc, #232]	; (80072b4 <xTaskGenericNotifyFromISR+0x2a4>)
 80071cc:	6013      	str	r3, [r2, #0]
 80071ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d2:	4939      	ldr	r1, [pc, #228]	; (80072b8 <xTaskGenericNotifyFromISR+0x2a8>)
 80071d4:	4613      	mov	r3, r2
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	4413      	add	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	440b      	add	r3, r1
 80071de:	3304      	adds	r3, #4
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071e8:	609a      	str	r2, [r3, #8]
 80071ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ec:	689a      	ldr	r2, [r3, #8]
 80071ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071f0:	60da      	str	r2, [r3, #12]
 80071f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80071f8:	3204      	adds	r2, #4
 80071fa:	605a      	str	r2, [r3, #4]
 80071fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007202:	609a      	str	r2, [r3, #8]
 8007204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007208:	4613      	mov	r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4413      	add	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4a29      	ldr	r2, [pc, #164]	; (80072b8 <xTaskGenericNotifyFromISR+0x2a8>)
 8007212:	441a      	add	r2, r3
 8007214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007216:	615a      	str	r2, [r3, #20]
 8007218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800721a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800721c:	4926      	ldr	r1, [pc, #152]	; (80072b8 <xTaskGenericNotifyFromISR+0x2a8>)
 800721e:	4613      	mov	r3, r2
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	4413      	add	r3, r2
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	440b      	add	r3, r1
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	1c59      	adds	r1, r3, #1
 800722c:	4822      	ldr	r0, [pc, #136]	; (80072b8 <xTaskGenericNotifyFromISR+0x2a8>)
 800722e:	4613      	mov	r3, r2
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4403      	add	r3, r0
 8007238:	6019      	str	r1, [r3, #0]
 800723a:	e01b      	b.n	8007274 <xTaskGenericNotifyFromISR+0x264>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800723c:	4b1f      	ldr	r3, [pc, #124]	; (80072bc <xTaskGenericNotifyFromISR+0x2ac>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	637b      	str	r3, [r7, #52]	; 0x34
 8007242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007244:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007246:	61da      	str	r2, [r3, #28]
 8007248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800724a:	689a      	ldr	r2, [r3, #8]
 800724c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800724e:	621a      	str	r2, [r3, #32]
 8007250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007256:	3218      	adds	r2, #24
 8007258:	605a      	str	r2, [r3, #4]
 800725a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800725c:	f103 0218 	add.w	r2, r3, #24
 8007260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007262:	609a      	str	r2, [r3, #8]
 8007264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007266:	4a15      	ldr	r2, [pc, #84]	; (80072bc <xTaskGenericNotifyFromISR+0x2ac>)
 8007268:	629a      	str	r2, [r3, #40]	; 0x28
 800726a:	4b14      	ldr	r3, [pc, #80]	; (80072bc <xTaskGenericNotifyFromISR+0x2ac>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3301      	adds	r3, #1
 8007270:	4a12      	ldr	r2, [pc, #72]	; (80072bc <xTaskGenericNotifyFromISR+0x2ac>)
 8007272:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007274:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007278:	4b11      	ldr	r3, [pc, #68]	; (80072c0 <xTaskGenericNotifyFromISR+0x2b0>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727e:	429a      	cmp	r2, r3
 8007280:	d908      	bls.n	8007294 <xTaskGenericNotifyFromISR+0x284>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8007282:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <xTaskGenericNotifyFromISR+0x27e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8007288:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800728a:	2201      	movs	r2, #1
 800728c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800728e:	4b0d      	ldr	r3, [pc, #52]	; (80072c4 <xTaskGenericNotifyFromISR+0x2b4>)
 8007290:	2201      	movs	r2, #1
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007296:	613b      	str	r3, [r7, #16]
        __asm volatile
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	f383 8811 	msr	BASEPRI, r3
    }
 800729e:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 80072a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 80072a2:	4618      	mov	r0, r3
 80072a4:	3748      	adds	r7, #72	; 0x48
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	200002f0 	.word	0x200002f0
 80072b0:	20000314 	.word	0x20000314
 80072b4:	200002f4 	.word	0x200002f4
 80072b8:	20000218 	.word	0x20000218
 80072bc:	200002ac 	.word	0x200002ac
 80072c0:	20000214 	.word	0x20000214
 80072c4:	20000300 	.word	0x20000300

080072c8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80072d2:	4b36      	ldr	r3, [pc, #216]	; (80073ac <prvAddCurrentTaskToDelayedList+0xe4>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072d8:	4b35      	ldr	r3, [pc, #212]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3304      	adds	r3, #4
 80072de:	4618      	mov	r0, r3
 80072e0:	f7fd ff64 	bl	80051ac <uxListRemove>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10b      	bne.n	8007302 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80072ea:	4b31      	ldr	r3, [pc, #196]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f0:	2201      	movs	r2, #1
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	43da      	mvns	r2, r3
 80072f8:	4b2e      	ldr	r3, [pc, #184]	; (80073b4 <prvAddCurrentTaskToDelayedList+0xec>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4013      	ands	r3, r2
 80072fe:	4a2d      	ldr	r2, [pc, #180]	; (80073b4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007300:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007308:	d124      	bne.n	8007354 <prvAddCurrentTaskToDelayedList+0x8c>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d021      	beq.n	8007354 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007310:	4b29      	ldr	r3, [pc, #164]	; (80073b8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	613b      	str	r3, [r7, #16]
 8007316:	4b26      	ldr	r3, [pc, #152]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	609a      	str	r2, [r3, #8]
 800731e:	4b24      	ldr	r3, [pc, #144]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	6892      	ldr	r2, [r2, #8]
 8007326:	60da      	str	r2, [r3, #12]
 8007328:	4b21      	ldr	r3, [pc, #132]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	3204      	adds	r2, #4
 8007332:	605a      	str	r2, [r3, #4]
 8007334:	4b1e      	ldr	r3, [pc, #120]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	1d1a      	adds	r2, r3, #4
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	609a      	str	r2, [r3, #8]
 800733e:	4b1c      	ldr	r3, [pc, #112]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a1d      	ldr	r2, [pc, #116]	; (80073b8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007344:	615a      	str	r2, [r3, #20]
 8007346:	4b1c      	ldr	r3, [pc, #112]	; (80073b8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	3301      	adds	r3, #1
 800734c:	4a1a      	ldr	r2, [pc, #104]	; (80073b8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007352:	e026      	b.n	80073a2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007354:	697a      	ldr	r2, [r7, #20]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4413      	add	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800735c:	4b14      	ldr	r3, [pc, #80]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	429a      	cmp	r2, r3
 800736a:	d209      	bcs.n	8007380 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800736c:	4b13      	ldr	r3, [pc, #76]	; (80073bc <prvAddCurrentTaskToDelayedList+0xf4>)
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	4b0f      	ldr	r3, [pc, #60]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3304      	adds	r3, #4
 8007376:	4619      	mov	r1, r3
 8007378:	4610      	mov	r0, r2
 800737a:	f7fd fede 	bl	800513a <vListInsert>
}
 800737e:	e010      	b.n	80073a2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007380:	4b0f      	ldr	r3, [pc, #60]	; (80073c0 <prvAddCurrentTaskToDelayedList+0xf8>)
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	4b0a      	ldr	r3, [pc, #40]	; (80073b0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	3304      	adds	r3, #4
 800738a:	4619      	mov	r1, r3
 800738c:	4610      	mov	r0, r2
 800738e:	f7fd fed4 	bl	800513a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007392:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	429a      	cmp	r2, r3
 800739a:	d202      	bcs.n	80073a2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 800739c:	4a09      	ldr	r2, [pc, #36]	; (80073c4 <prvAddCurrentTaskToDelayedList+0xfc>)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6013      	str	r3, [r2, #0]
}
 80073a2:	bf00      	nop
 80073a4:	3718      	adds	r7, #24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	200002f0 	.word	0x200002f0
 80073b0:	20000214 	.word	0x20000214
 80073b4:	200002f4 	.word	0x200002f4
 80073b8:	200002d8 	.word	0x200002d8
 80073bc:	200002a8 	.word	0x200002a8
 80073c0:	200002a4 	.word	0x200002a4
 80073c4:	2000030c 	.word	0x2000030c

080073c8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80073ce:	2300      	movs	r3, #0
 80073d0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80073d2:	f000 faef 	bl	80079b4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80073d6:	4b11      	ldr	r3, [pc, #68]	; (800741c <xTimerCreateTimerTask+0x54>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00b      	beq.n	80073f6 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80073de:	4b10      	ldr	r3, [pc, #64]	; (8007420 <xTimerCreateTimerTask+0x58>)
 80073e0:	9301      	str	r3, [sp, #4]
 80073e2:	2302      	movs	r3, #2
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	2300      	movs	r3, #0
 80073e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80073ec:	490d      	ldr	r1, [pc, #52]	; (8007424 <xTimerCreateTimerTask+0x5c>)
 80073ee:	480e      	ldr	r0, [pc, #56]	; (8007428 <xTimerCreateTimerTask+0x60>)
 80073f0:	f7fe fd06 	bl	8005e00 <xTaskCreate>
 80073f4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10a      	bne.n	8007412 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80073fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007400:	f383 8811 	msr	BASEPRI, r3
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	603b      	str	r3, [r7, #0]
    }
 800740e:	bf00      	nop
 8007410:	e7fe      	b.n	8007410 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8007412:	687b      	ldr	r3, [r7, #4]
    }
 8007414:	4618      	mov	r0, r3
 8007416:	3708      	adds	r7, #8
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	20000348 	.word	0x20000348
 8007420:	2000034c 	.word	0x2000034c
 8007424:	08008f78 	.word	0x08008f78
 8007428:	08007621 	.word	0x08007621

0800742c <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800742c:	b580      	push	{r7, lr}
 800742e:	b088      	sub	sp, #32
 8007430:	af02      	add	r7, sp, #8
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
 8007438:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800743a:	202c      	movs	r0, #44	; 0x2c
 800743c:	f000 fd5e 	bl	8007efc <pvPortMalloc>
 8007440:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00d      	beq.n	8007464 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	9301      	str	r3, [sp, #4]
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	68b9      	ldr	r1, [r7, #8]
 800745e:	68f8      	ldr	r0, [r7, #12]
 8007460:	f000 f805 	bl	800746e <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8007464:	697b      	ldr	r3, [r7, #20]
        }
 8007466:	4618      	mov	r0, r3
 8007468:	3718      	adds	r7, #24
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800746e:	b580      	push	{r7, lr}
 8007470:	b086      	sub	sp, #24
 8007472:	af00      	add	r7, sp, #0
 8007474:	60f8      	str	r0, [r7, #12]
 8007476:	60b9      	str	r1, [r7, #8]
 8007478:	607a      	str	r2, [r7, #4]
 800747a:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	617b      	str	r3, [r7, #20]
    }
 8007494:	bf00      	nop
 8007496:	e7fe      	b.n	8007496 <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8007498:	f000 fa8c 	bl	80079b4 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 800749c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80074a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 80074a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074aa:	683a      	ldr	r2, [r7, #0]
 80074ac:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80074ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b0:	6a3a      	ldr	r2, [r7, #32]
 80074b2:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	3304      	adds	r3, #4
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fd fe0d 	bl	80050d8 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <prvInitialiseNewTimer+0x68>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80074c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074ca:	f043 0304 	orr.w	r3, r3, #4
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 80074d6:	bf00      	nop
 80074d8:	3718      	adds	r7, #24
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
	...

080074e0 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b08a      	sub	sp, #40	; 0x28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
 80074ec:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10a      	bne.n	800750e <xTimerGenericCommand+0x2e>
        __asm volatile
 80074f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fc:	f383 8811 	msr	BASEPRI, r3
 8007500:	f3bf 8f6f 	isb	sy
 8007504:	f3bf 8f4f 	dsb	sy
 8007508:	623b      	str	r3, [r7, #32]
    }
 800750a:	bf00      	nop
 800750c:	e7fe      	b.n	800750c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800750e:	4b1a      	ldr	r3, [pc, #104]	; (8007578 <xTimerGenericCommand+0x98>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d02a      	beq.n	800756c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	2b05      	cmp	r3, #5
 8007526:	dc18      	bgt.n	800755a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007528:	f7ff fb38 	bl	8006b9c <xTaskGetSchedulerState>
 800752c:	4603      	mov	r3, r0
 800752e:	2b02      	cmp	r3, #2
 8007530:	d109      	bne.n	8007546 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007532:	4b11      	ldr	r3, [pc, #68]	; (8007578 <xTimerGenericCommand+0x98>)
 8007534:	6818      	ldr	r0, [r3, #0]
 8007536:	f107 0114 	add.w	r1, r7, #20
 800753a:	2300      	movs	r3, #0
 800753c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800753e:	f7fd ff61 	bl	8005404 <xQueueGenericSend>
 8007542:	6278      	str	r0, [r7, #36]	; 0x24
 8007544:	e012      	b.n	800756c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007546:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <xTimerGenericCommand+0x98>)
 8007548:	6818      	ldr	r0, [r3, #0]
 800754a:	f107 0114 	add.w	r1, r7, #20
 800754e:	2300      	movs	r3, #0
 8007550:	2200      	movs	r2, #0
 8007552:	f7fd ff57 	bl	8005404 <xQueueGenericSend>
 8007556:	6278      	str	r0, [r7, #36]	; 0x24
 8007558:	e008      	b.n	800756c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800755a:	4b07      	ldr	r3, [pc, #28]	; (8007578 <xTimerGenericCommand+0x98>)
 800755c:	6818      	ldr	r0, [r3, #0]
 800755e:	f107 0114 	add.w	r1, r7, #20
 8007562:	2300      	movs	r3, #0
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	f7fe f84b 	bl	8005600 <xQueueGenericSendFromISR>
 800756a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800756e:	4618      	mov	r0, r3
 8007570:	3728      	adds	r7, #40	; 0x28
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	20000348 	.word	0x20000348

0800757c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007588:	e008      	b.n	800759c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	4413      	add	r3, r2
 8007592:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6a1b      	ldr	r3, [r3, #32]
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	699a      	ldr	r2, [r3, #24]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	18d1      	adds	r1, r2, r3
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 f8dd 	bl	8007768 <prvInsertTimerInActiveList>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1ea      	bne.n	800758a <prvReloadTimer+0xe>
        }
    }
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
	...

080075c0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075ca:	4b14      	ldr	r3, [pc, #80]	; (800761c <prvProcessExpiredTimer+0x5c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	3304      	adds	r3, #4
 80075d8:	4618      	mov	r0, r3
 80075da:	f7fd fde7 	bl	80051ac <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075e4:	f003 0304 	and.w	r3, r3, #4
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	6879      	ldr	r1, [r7, #4]
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f7ff ffc3 	bl	800757c <prvReloadTimer>
 80075f6:	e008      	b.n	800760a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075fe:	f023 0301 	bic.w	r3, r3, #1
 8007602:	b2da      	uxtb	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	4798      	blx	r3
    }
 8007612:	bf00      	nop
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	20000340 	.word	0x20000340

08007620 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007628:	f107 0308 	add.w	r3, r7, #8
 800762c:	4618      	mov	r0, r3
 800762e:	f000 f857 	bl	80076e0 <prvGetNextExpireTime>
 8007632:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4619      	mov	r1, r3
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f803 	bl	8007644 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800763e:	f000 f8d5 	bl	80077ec <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007642:	e7f1      	b.n	8007628 <prvTimerTask+0x8>

08007644 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800764e:	f7fe fd93 	bl	8006178 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007652:	f107 0308 	add.w	r3, r7, #8
 8007656:	4618      	mov	r0, r3
 8007658:	f000 f866 	bl	8007728 <prvSampleTimeNow>
 800765c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d130      	bne.n	80076c6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <prvProcessTimerOrBlockTask+0x3c>
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	429a      	cmp	r2, r3
 8007670:	d806      	bhi.n	8007680 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007672:	f7fe fd8f 	bl	8006194 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007676:	68f9      	ldr	r1, [r7, #12]
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f7ff ffa1 	bl	80075c0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800767e:	e024      	b.n	80076ca <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d008      	beq.n	8007698 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007686:	4b13      	ldr	r3, [pc, #76]	; (80076d4 <prvProcessTimerOrBlockTask+0x90>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <prvProcessTimerOrBlockTask+0x50>
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <prvProcessTimerOrBlockTask+0x52>
 8007694:	2300      	movs	r3, #0
 8007696:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007698:	4b0f      	ldr	r3, [pc, #60]	; (80076d8 <prvProcessTimerOrBlockTask+0x94>)
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	683a      	ldr	r2, [r7, #0]
 80076a4:	4619      	mov	r1, r3
 80076a6:	f7fe fb77 	bl	8005d98 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80076aa:	f7fe fd73 	bl	8006194 <xTaskResumeAll>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10a      	bne.n	80076ca <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80076b4:	4b09      	ldr	r3, [pc, #36]	; (80076dc <prvProcessTimerOrBlockTask+0x98>)
 80076b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	f3bf 8f6f 	isb	sy
    }
 80076c4:	e001      	b.n	80076ca <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80076c6:	f7fe fd65 	bl	8006194 <xTaskResumeAll>
    }
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	20000344 	.word	0x20000344
 80076d8:	20000348 	.word	0x20000348
 80076dc:	e000ed04 	.word	0xe000ed04

080076e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80076e8:	4b0e      	ldr	r3, [pc, #56]	; (8007724 <prvGetNextExpireTime+0x44>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <prvGetNextExpireTime+0x16>
 80076f2:	2201      	movs	r2, #1
 80076f4:	e000      	b.n	80076f8 <prvGetNextExpireTime+0x18>
 80076f6:	2200      	movs	r2, #0
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d105      	bne.n	8007710 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007704:	4b07      	ldr	r3, [pc, #28]	; (8007724 <prvGetNextExpireTime+0x44>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	60fb      	str	r3, [r7, #12]
 800770e:	e001      	b.n	8007714 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007710:	2300      	movs	r3, #0
 8007712:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007714:	68fb      	ldr	r3, [r7, #12]
    }
 8007716:	4618      	mov	r0, r3
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
 8007722:	bf00      	nop
 8007724:	20000340 	.word	0x20000340

08007728 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007730:	f7fe fe2c 	bl	800638c <xTaskGetTickCount>
 8007734:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007736:	4b0b      	ldr	r3, [pc, #44]	; (8007764 <prvSampleTimeNow+0x3c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	429a      	cmp	r2, r3
 800773e:	d205      	bcs.n	800774c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007740:	f000 f912 	bl	8007968 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	e002      	b.n	8007752 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007752:	4a04      	ldr	r2, [pc, #16]	; (8007764 <prvSampleTimeNow+0x3c>)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007758:	68fb      	ldr	r3, [r7, #12]
    }
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20000350 	.word	0x20000350

08007768 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007768:	b580      	push	{r7, lr}
 800776a:	b086      	sub	sp, #24
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
 8007774:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007776:	2300      	movs	r3, #0
 8007778:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	429a      	cmp	r2, r3
 800778c:	d812      	bhi.n	80077b4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	1ad2      	subs	r2, r2, r3
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	429a      	cmp	r2, r3
 800779a:	d302      	bcc.n	80077a2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800779c:	2301      	movs	r3, #1
 800779e:	617b      	str	r3, [r7, #20]
 80077a0:	e01b      	b.n	80077da <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80077a2:	4b10      	ldr	r3, [pc, #64]	; (80077e4 <prvInsertTimerInActiveList+0x7c>)
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	3304      	adds	r3, #4
 80077aa:	4619      	mov	r1, r3
 80077ac:	4610      	mov	r0, r2
 80077ae:	f7fd fcc4 	bl	800513a <vListInsert>
 80077b2:	e012      	b.n	80077da <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d206      	bcs.n	80077ca <prvInsertTimerInActiveList+0x62>
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d302      	bcc.n	80077ca <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80077c4:	2301      	movs	r3, #1
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	e007      	b.n	80077da <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80077ca:	4b07      	ldr	r3, [pc, #28]	; (80077e8 <prvInsertTimerInActiveList+0x80>)
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3304      	adds	r3, #4
 80077d2:	4619      	mov	r1, r3
 80077d4:	4610      	mov	r0, r2
 80077d6:	f7fd fcb0 	bl	800513a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80077da:	697b      	ldr	r3, [r7, #20]
    }
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	20000344 	.word	0x20000344
 80077e8:	20000340 	.word	0x20000340

080077ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b088      	sub	sp, #32
 80077f0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077f2:	e0a6      	b.n	8007942 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f2c0 80a3 	blt.w	8007942 <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	695b      	ldr	r3, [r3, #20]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d004      	beq.n	8007812 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	3304      	adds	r3, #4
 800780c:	4618      	mov	r0, r3
 800780e:	f7fd fccd 	bl	80051ac <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007812:	1d3b      	adds	r3, r7, #4
 8007814:	4618      	mov	r0, r3
 8007816:	f7ff ff87 	bl	8007728 <prvSampleTimeNow>
 800781a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	3b01      	subs	r3, #1
 8007820:	2b08      	cmp	r3, #8
 8007822:	f200 808d 	bhi.w	8007940 <prvProcessReceivedCommands+0x154>
 8007826:	a201      	add	r2, pc, #4	; (adr r2, 800782c <prvProcessReceivedCommands+0x40>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	08007851 	.word	0x08007851
 8007830:	08007851 	.word	0x08007851
 8007834:	080078b9 	.word	0x080078b9
 8007838:	080078cd 	.word	0x080078cd
 800783c:	08007917 	.word	0x08007917
 8007840:	08007851 	.word	0x08007851
 8007844:	08007851 	.word	0x08007851
 8007848:	080078b9 	.word	0x080078b9
 800784c:	080078cd 	.word	0x080078cd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007856:	f043 0301 	orr.w	r3, r3, #1
 800785a:	b2da      	uxtb	r2, r3
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	18d1      	adds	r1, r2, r3
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	69f8      	ldr	r0, [r7, #28]
 8007870:	f7ff ff7a 	bl	8007768 <prvInsertTimerInActiveList>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d063      	beq.n	8007942 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b00      	cmp	r3, #0
 8007886:	d009      	beq.n	800789c <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	4413      	add	r3, r2
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	4619      	mov	r1, r3
 8007894:	69f8      	ldr	r0, [r7, #28]
 8007896:	f7ff fe71 	bl	800757c <prvReloadTimer>
 800789a:	e008      	b.n	80078ae <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078a2:	f023 0301 	bic.w	r3, r3, #1
 80078a6:	b2da      	uxtb	r2, r3
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	69f8      	ldr	r0, [r7, #28]
 80078b4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80078b6:	e044      	b.n	8007942 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078be:	f023 0301 	bic.w	r3, r3, #1
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80078ca:	e03a      	b.n	8007942 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10a      	bne.n	8007902 <prvProcessReceivedCommands+0x116>
        __asm volatile
 80078ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f0:	f383 8811 	msr	BASEPRI, r3
 80078f4:	f3bf 8f6f 	isb	sy
 80078f8:	f3bf 8f4f 	dsb	sy
 80078fc:	617b      	str	r3, [r7, #20]
    }
 80078fe:	bf00      	nop
 8007900:	e7fe      	b.n	8007900 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	699a      	ldr	r2, [r3, #24]
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	18d1      	adds	r1, r2, r3
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	69ba      	ldr	r2, [r7, #24]
 800790e:	69f8      	ldr	r0, [r7, #28]
 8007910:	f7ff ff2a 	bl	8007768 <prvInsertTimerInActiveList>
                        break;
 8007914:	e015      	b.n	8007942 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d103      	bne.n	800792c <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8007924:	69f8      	ldr	r0, [r7, #28]
 8007926:	f000 fba3 	bl	8008070 <vPortFree>
 800792a:	e00a      	b.n	8007942 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007932:	f023 0301 	bic.w	r3, r3, #1
 8007936:	b2da      	uxtb	r2, r3
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800793e:	e000      	b.n	8007942 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8007940:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <prvProcessReceivedCommands+0x178>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f107 0108 	add.w	r1, r7, #8
 800794a:	2200      	movs	r2, #0
 800794c:	4618      	mov	r0, r3
 800794e:	f7fd ff09 	bl	8005764 <xQueueReceive>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	f47f af4d 	bne.w	80077f4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800795a:	bf00      	nop
 800795c:	bf00      	nop
 800795e:	3720      	adds	r7, #32
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	20000348 	.word	0x20000348

08007968 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800796e:	e009      	b.n	8007984 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007970:	4b0e      	ldr	r3, [pc, #56]	; (80079ac <prvSwitchTimerLists+0x44>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800797a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800797e:	6838      	ldr	r0, [r7, #0]
 8007980:	f7ff fe1e 	bl	80075c0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007984:	4b09      	ldr	r3, [pc, #36]	; (80079ac <prvSwitchTimerLists+0x44>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1f0      	bne.n	8007970 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800798e:	4b07      	ldr	r3, [pc, #28]	; (80079ac <prvSwitchTimerLists+0x44>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8007994:	4b06      	ldr	r3, [pc, #24]	; (80079b0 <prvSwitchTimerLists+0x48>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a04      	ldr	r2, [pc, #16]	; (80079ac <prvSwitchTimerLists+0x44>)
 800799a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800799c:	4a04      	ldr	r2, [pc, #16]	; (80079b0 <prvSwitchTimerLists+0x48>)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6013      	str	r3, [r2, #0]
    }
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20000340 	.word	0x20000340
 80079b0:	20000344 	.word	0x20000344

080079b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80079b4:	b580      	push	{r7, lr}
 80079b6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80079b8:	f000 f97e 	bl	8007cb8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80079bc:	4b12      	ldr	r3, [pc, #72]	; (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d11d      	bne.n	8007a00 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80079c4:	4811      	ldr	r0, [pc, #68]	; (8007a0c <prvCheckForValidListAndQueue+0x58>)
 80079c6:	f7fd fb67 	bl	8005098 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80079ca:	4811      	ldr	r0, [pc, #68]	; (8007a10 <prvCheckForValidListAndQueue+0x5c>)
 80079cc:	f7fd fb64 	bl	8005098 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80079d0:	4b10      	ldr	r3, [pc, #64]	; (8007a14 <prvCheckForValidListAndQueue+0x60>)
 80079d2:	4a0e      	ldr	r2, [pc, #56]	; (8007a0c <prvCheckForValidListAndQueue+0x58>)
 80079d4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80079d6:	4b10      	ldr	r3, [pc, #64]	; (8007a18 <prvCheckForValidListAndQueue+0x64>)
 80079d8:	4a0d      	ldr	r2, [pc, #52]	; (8007a10 <prvCheckForValidListAndQueue+0x5c>)
 80079da:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80079dc:	2200      	movs	r2, #0
 80079de:	210c      	movs	r1, #12
 80079e0:	200a      	movs	r0, #10
 80079e2:	f7fd fc9d 	bl	8005320 <xQueueGenericCreate>
 80079e6:	4603      	mov	r3, r0
 80079e8:	4a07      	ldr	r2, [pc, #28]	; (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079ea:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80079ec:	4b06      	ldr	r3, [pc, #24]	; (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d005      	beq.n	8007a00 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80079f4:	4b04      	ldr	r3, [pc, #16]	; (8007a08 <prvCheckForValidListAndQueue+0x54>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4908      	ldr	r1, [pc, #32]	; (8007a1c <prvCheckForValidListAndQueue+0x68>)
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe f97e 	bl	8005cfc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007a00:	f000 f98a 	bl	8007d18 <vPortExitCritical>
    }
 8007a04:	bf00      	nop
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	20000348 	.word	0x20000348
 8007a0c:	20000318 	.word	0x20000318
 8007a10:	2000032c 	.word	0x2000032c
 8007a14:	20000340 	.word	0x20000340
 8007a18:	20000344 	.word	0x20000344
 8007a1c:	08008f80 	.word	0x08008f80

08007a20 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10a      	bne.n	8007a48 <pvTimerGetTimerID+0x28>
        __asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	60fb      	str	r3, [r7, #12]
    }
 8007a44:	bf00      	nop
 8007a46:	e7fe      	b.n	8007a46 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8007a48:	f000 f936 	bl	8007cb8 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	69db      	ldr	r3, [r3, #28]
 8007a50:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8007a52:	f000 f961 	bl	8007d18 <vPortExitCritical>

        return pvReturn;
 8007a56:	693b      	ldr	r3, [r7, #16]
    }
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3718      	adds	r7, #24
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}

08007a60 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	3b04      	subs	r3, #4
 8007a70:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007a78:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3b04      	subs	r3, #4
 8007a7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f023 0201 	bic.w	r2, r3, #1
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	3b04      	subs	r3, #4
 8007a8e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007a90:	4a0c      	ldr	r2, [pc, #48]	; (8007ac4 <pxPortInitialiseStack+0x64>)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	3b14      	subs	r3, #20
 8007a9a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3b04      	subs	r3, #4
 8007aa6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f06f 0202 	mvn.w	r2, #2
 8007aae:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	3b20      	subs	r3, #32
 8007ab4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr
 8007ac4:	08007ac9 	.word	0x08007ac9

08007ac8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007ad2:	4b12      	ldr	r3, [pc, #72]	; (8007b1c <prvTaskExitError+0x54>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ada:	d00a      	beq.n	8007af2 <prvTaskExitError+0x2a>
        __asm volatile
 8007adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae0:	f383 8811 	msr	BASEPRI, r3
 8007ae4:	f3bf 8f6f 	isb	sy
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	60fb      	str	r3, [r7, #12]
    }
 8007aee:	bf00      	nop
 8007af0:	e7fe      	b.n	8007af0 <prvTaskExitError+0x28>
        __asm volatile
 8007af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af6:	f383 8811 	msr	BASEPRI, r3
 8007afa:	f3bf 8f6f 	isb	sy
 8007afe:	f3bf 8f4f 	dsb	sy
 8007b02:	60bb      	str	r3, [r7, #8]
    }
 8007b04:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007b06:	bf00      	nop
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d0fc      	beq.n	8007b08 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007b0e:	bf00      	nop
 8007b10:	bf00      	nop
 8007b12:	3714      	adds	r7, #20
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	20000024 	.word	0x20000024

08007b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007b20:	4b07      	ldr	r3, [pc, #28]	; (8007b40 <pxCurrentTCBConst2>)
 8007b22:	6819      	ldr	r1, [r3, #0]
 8007b24:	6808      	ldr	r0, [r1, #0]
 8007b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b2a:	f380 8809 	msr	PSP, r0
 8007b2e:	f3bf 8f6f 	isb	sy
 8007b32:	f04f 0000 	mov.w	r0, #0
 8007b36:	f380 8811 	msr	BASEPRI, r0
 8007b3a:	4770      	bx	lr
 8007b3c:	f3af 8000 	nop.w

08007b40 <pxCurrentTCBConst2>:
 8007b40:	20000214 	.word	0x20000214
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007b44:	bf00      	nop
 8007b46:	bf00      	nop

08007b48 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007b48:	4808      	ldr	r0, [pc, #32]	; (8007b6c <prvPortStartFirstTask+0x24>)
 8007b4a:	6800      	ldr	r0, [r0, #0]
 8007b4c:	6800      	ldr	r0, [r0, #0]
 8007b4e:	f380 8808 	msr	MSP, r0
 8007b52:	f04f 0000 	mov.w	r0, #0
 8007b56:	f380 8814 	msr	CONTROL, r0
 8007b5a:	b662      	cpsie	i
 8007b5c:	b661      	cpsie	f
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	df00      	svc	0
 8007b68:	bf00      	nop
 8007b6a:	0000      	.short	0x0000
 8007b6c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop

08007b74 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b086      	sub	sp, #24
 8007b78:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007b7a:	4b46      	ldr	r3, [pc, #280]	; (8007c94 <xPortStartScheduler+0x120>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a46      	ldr	r2, [pc, #280]	; (8007c98 <xPortStartScheduler+0x124>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d10a      	bne.n	8007b9a <xPortStartScheduler+0x26>
        __asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	613b      	str	r3, [r7, #16]
    }
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007b9a:	4b3e      	ldr	r3, [pc, #248]	; (8007c94 <xPortStartScheduler+0x120>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a3f      	ldr	r2, [pc, #252]	; (8007c9c <xPortStartScheduler+0x128>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d10a      	bne.n	8007bba <xPortStartScheduler+0x46>
        __asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	60fb      	str	r3, [r7, #12]
    }
 8007bb6:	bf00      	nop
 8007bb8:	e7fe      	b.n	8007bb8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007bba:	4b39      	ldr	r3, [pc, #228]	; (8007ca0 <xPortStartScheduler+0x12c>)
 8007bbc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	22ff      	movs	r2, #255	; 0xff
 8007bca:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007bd4:	78fb      	ldrb	r3, [r7, #3]
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	4b31      	ldr	r3, [pc, #196]	; (8007ca4 <xPortStartScheduler+0x130>)
 8007be0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007be2:	4b31      	ldr	r3, [pc, #196]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007be4:	2207      	movs	r2, #7
 8007be6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007be8:	e009      	b.n	8007bfe <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8007bea:	4b2f      	ldr	r3, [pc, #188]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	4a2d      	ldr	r2, [pc, #180]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007bf2:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007bf4:	78fb      	ldrb	r3, [r7, #3]
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007bfe:	78fb      	ldrb	r3, [r7, #3]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c06:	2b80      	cmp	r3, #128	; 0x80
 8007c08:	d0ef      	beq.n	8007bea <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c0a:	4b27      	ldr	r3, [pc, #156]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f1c3 0307 	rsb	r3, r3, #7
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	d00a      	beq.n	8007c2c <xPortStartScheduler+0xb8>
        __asm volatile
 8007c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1a:	f383 8811 	msr	BASEPRI, r3
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	60bb      	str	r3, [r7, #8]
    }
 8007c28:	bf00      	nop
 8007c2a:	e7fe      	b.n	8007c2a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c2c:	4b1e      	ldr	r3, [pc, #120]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	021b      	lsls	r3, r3, #8
 8007c32:	4a1d      	ldr	r2, [pc, #116]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007c34:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007c36:	4b1c      	ldr	r3, [pc, #112]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c3e:	4a1a      	ldr	r2, [pc, #104]	; (8007ca8 <xPortStartScheduler+0x134>)
 8007c40:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	b2da      	uxtb	r2, r3
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007c4a:	4b18      	ldr	r3, [pc, #96]	; (8007cac <xPortStartScheduler+0x138>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a17      	ldr	r2, [pc, #92]	; (8007cac <xPortStartScheduler+0x138>)
 8007c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c54:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007c56:	4b15      	ldr	r3, [pc, #84]	; (8007cac <xPortStartScheduler+0x138>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a14      	ldr	r2, [pc, #80]	; (8007cac <xPortStartScheduler+0x138>)
 8007c5c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007c60:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007c62:	f000 f8db 	bl	8007e1c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007c66:	4b12      	ldr	r3, [pc, #72]	; (8007cb0 <xPortStartScheduler+0x13c>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007c6c:	f000 f8fa 	bl	8007e64 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007c70:	4b10      	ldr	r3, [pc, #64]	; (8007cb4 <xPortStartScheduler+0x140>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a0f      	ldr	r2, [pc, #60]	; (8007cb4 <xPortStartScheduler+0x140>)
 8007c76:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007c7a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007c7c:	f7ff ff64 	bl	8007b48 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007c80:	f7fe fcb6 	bl	80065f0 <vTaskSwitchContext>
    prvTaskExitError();
 8007c84:	f7ff ff20 	bl	8007ac8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	e000ed00 	.word	0xe000ed00
 8007c98:	410fc271 	.word	0x410fc271
 8007c9c:	410fc270 	.word	0x410fc270
 8007ca0:	e000e400 	.word	0xe000e400
 8007ca4:	20000354 	.word	0x20000354
 8007ca8:	20000358 	.word	0x20000358
 8007cac:	e000ed20 	.word	0xe000ed20
 8007cb0:	20000024 	.word	0x20000024
 8007cb4:	e000ef34 	.word	0xe000ef34

08007cb8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
        __asm volatile
 8007cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc2:	f383 8811 	msr	BASEPRI, r3
 8007cc6:	f3bf 8f6f 	isb	sy
 8007cca:	f3bf 8f4f 	dsb	sy
 8007cce:	607b      	str	r3, [r7, #4]
    }
 8007cd0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007cd2:	4b0f      	ldr	r3, [pc, #60]	; (8007d10 <vPortEnterCritical+0x58>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	4a0d      	ldr	r2, [pc, #52]	; (8007d10 <vPortEnterCritical+0x58>)
 8007cda:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007cdc:	4b0c      	ldr	r3, [pc, #48]	; (8007d10 <vPortEnterCritical+0x58>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d10f      	bne.n	8007d04 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ce4:	4b0b      	ldr	r3, [pc, #44]	; (8007d14 <vPortEnterCritical+0x5c>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00a      	beq.n	8007d04 <vPortEnterCritical+0x4c>
        __asm volatile
 8007cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf2:	f383 8811 	msr	BASEPRI, r3
 8007cf6:	f3bf 8f6f 	isb	sy
 8007cfa:	f3bf 8f4f 	dsb	sy
 8007cfe:	603b      	str	r3, [r7, #0]
    }
 8007d00:	bf00      	nop
 8007d02:	e7fe      	b.n	8007d02 <vPortEnterCritical+0x4a>
    }
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr
 8007d10:	20000024 	.word	0x20000024
 8007d14:	e000ed04 	.word	0xe000ed04

08007d18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007d1e:	4b12      	ldr	r3, [pc, #72]	; (8007d68 <vPortExitCritical+0x50>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d10a      	bne.n	8007d3c <vPortExitCritical+0x24>
        __asm volatile
 8007d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	607b      	str	r3, [r7, #4]
    }
 8007d38:	bf00      	nop
 8007d3a:	e7fe      	b.n	8007d3a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8007d3c:	4b0a      	ldr	r3, [pc, #40]	; (8007d68 <vPortExitCritical+0x50>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3b01      	subs	r3, #1
 8007d42:	4a09      	ldr	r2, [pc, #36]	; (8007d68 <vPortExitCritical+0x50>)
 8007d44:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007d46:	4b08      	ldr	r3, [pc, #32]	; (8007d68 <vPortExitCritical+0x50>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d105      	bne.n	8007d5a <vPortExitCritical+0x42>
 8007d4e:	2300      	movs	r3, #0
 8007d50:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	f383 8811 	msr	BASEPRI, r3
    }
 8007d58:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007d5a:	bf00      	nop
 8007d5c:	370c      	adds	r7, #12
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	20000024 	.word	0x20000024
 8007d6c:	00000000 	.word	0x00000000

08007d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007d70:	f3ef 8009 	mrs	r0, PSP
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	4b15      	ldr	r3, [pc, #84]	; (8007dd0 <pxCurrentTCBConst>)
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	f01e 0f10 	tst.w	lr, #16
 8007d80:	bf08      	it	eq
 8007d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8a:	6010      	str	r0, [r2, #0]
 8007d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007d90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007d94:	f380 8811 	msr	BASEPRI, r0
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	f3bf 8f6f 	isb	sy
 8007da0:	f7fe fc26 	bl	80065f0 <vTaskSwitchContext>
 8007da4:	f04f 0000 	mov.w	r0, #0
 8007da8:	f380 8811 	msr	BASEPRI, r0
 8007dac:	bc09      	pop	{r0, r3}
 8007dae:	6819      	ldr	r1, [r3, #0]
 8007db0:	6808      	ldr	r0, [r1, #0]
 8007db2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db6:	f01e 0f10 	tst.w	lr, #16
 8007dba:	bf08      	it	eq
 8007dbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007dc0:	f380 8809 	msr	PSP, r0
 8007dc4:	f3bf 8f6f 	isb	sy
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop
 8007dcc:	f3af 8000 	nop.w

08007dd0 <pxCurrentTCBConst>:
 8007dd0:	20000214 	.word	0x20000214
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop

08007dd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
        __asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	607b      	str	r3, [r7, #4]
    }
 8007df0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007df2:	f7fe fae7 	bl	80063c4 <xTaskIncrementTick>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d003      	beq.n	8007e04 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007dfc:	4b06      	ldr	r3, [pc, #24]	; (8007e18 <SysTick_Handler+0x40>)
 8007dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e02:	601a      	str	r2, [r3, #0]
 8007e04:	2300      	movs	r3, #0
 8007e06:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	f383 8811 	msr	BASEPRI, r3
    }
 8007e0e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8007e10:	bf00      	nop
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	e000ed04 	.word	0xe000ed04

08007e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e20:	4b0b      	ldr	r3, [pc, #44]	; (8007e50 <vPortSetupTimerInterrupt+0x34>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e26:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <vPortSetupTimerInterrupt+0x38>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e2c:	4b0a      	ldr	r3, [pc, #40]	; (8007e58 <vPortSetupTimerInterrupt+0x3c>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a0a      	ldr	r2, [pc, #40]	; (8007e5c <vPortSetupTimerInterrupt+0x40>)
 8007e32:	fba2 2303 	umull	r2, r3, r2, r3
 8007e36:	099b      	lsrs	r3, r3, #6
 8007e38:	4a09      	ldr	r2, [pc, #36]	; (8007e60 <vPortSetupTimerInterrupt+0x44>)
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007e3e:	4b04      	ldr	r3, [pc, #16]	; (8007e50 <vPortSetupTimerInterrupt+0x34>)
 8007e40:	2207      	movs	r2, #7
 8007e42:	601a      	str	r2, [r3, #0]
}
 8007e44:	bf00      	nop
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	e000e010 	.word	0xe000e010
 8007e54:	e000e018 	.word	0xe000e018
 8007e58:	20000010 	.word	0x20000010
 8007e5c:	10624dd3 	.word	0x10624dd3
 8007e60:	e000e014 	.word	0xe000e014

08007e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007e64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007e74 <vPortEnableVFP+0x10>
 8007e68:	6801      	ldr	r1, [r0, #0]
 8007e6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007e6e:	6001      	str	r1, [r0, #0]
 8007e70:	4770      	bx	lr
 8007e72:	0000      	.short	0x0000
 8007e74:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8007e78:	bf00      	nop
 8007e7a:	bf00      	nop

08007e7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007e82:	f3ef 8305 	mrs	r3, IPSR
 8007e86:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b0f      	cmp	r3, #15
 8007e8c:	d914      	bls.n	8007eb8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007e8e:	4a17      	ldr	r2, [pc, #92]	; (8007eec <vPortValidateInterruptPriority+0x70>)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	4413      	add	r3, r2
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007e98:	4b15      	ldr	r3, [pc, #84]	; (8007ef0 <vPortValidateInterruptPriority+0x74>)
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	7afa      	ldrb	r2, [r7, #11]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d20a      	bcs.n	8007eb8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea6:	f383 8811 	msr	BASEPRI, r3
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	607b      	str	r3, [r7, #4]
    }
 8007eb4:	bf00      	nop
 8007eb6:	e7fe      	b.n	8007eb6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007eb8:	4b0e      	ldr	r3, [pc, #56]	; (8007ef4 <vPortValidateInterruptPriority+0x78>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007ec0:	4b0d      	ldr	r3, [pc, #52]	; (8007ef8 <vPortValidateInterruptPriority+0x7c>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d90a      	bls.n	8007ede <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8007ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	603b      	str	r3, [r7, #0]
    }
 8007eda:	bf00      	nop
 8007edc:	e7fe      	b.n	8007edc <vPortValidateInterruptPriority+0x60>
    }
 8007ede:	bf00      	nop
 8007ee0:	3714      	adds	r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	e000e3f0 	.word	0xe000e3f0
 8007ef0:	20000354 	.word	0x20000354
 8007ef4:	e000ed0c 	.word	0xe000ed0c
 8007ef8:	20000358 	.word	0x20000358

08007efc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08a      	sub	sp, #40	; 0x28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007f04:	2300      	movs	r3, #0
 8007f06:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8007f08:	f7fe f936 	bl	8006178 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007f0c:	4b53      	ldr	r3, [pc, #332]	; (800805c <pvPortMalloc+0x160>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8007f14:	f000 f908 	bl	8008128 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d012      	beq.n	8007f44 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8007f1e:	2208      	movs	r2, #8
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f003 0307 	and.w	r3, r3, #7
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	3308      	adds	r3, #8
 8007f2a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	43db      	mvns	r3, r3
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d804      	bhi.n	8007f40 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	607b      	str	r3, [r7, #4]
 8007f3e:	e001      	b.n	8007f44 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	db70      	blt.n	800802c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d06d      	beq.n	800802c <pvPortMalloc+0x130>
 8007f50:	4b43      	ldr	r3, [pc, #268]	; (8008060 <pvPortMalloc+0x164>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d868      	bhi.n	800802c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007f5a:	4b42      	ldr	r3, [pc, #264]	; (8008064 <pvPortMalloc+0x168>)
 8007f5c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007f5e:	4b41      	ldr	r3, [pc, #260]	; (8008064 <pvPortMalloc+0x168>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f64:	e004      	b.n	8007f70 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d903      	bls.n	8007f82 <pvPortMalloc+0x86>
 8007f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1f1      	bne.n	8007f66 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007f82:	4b36      	ldr	r3, [pc, #216]	; (800805c <pvPortMalloc+0x160>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d04f      	beq.n	800802c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007f8c:	6a3b      	ldr	r3, [r7, #32]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2208      	movs	r2, #8
 8007f92:	4413      	add	r3, r2
 8007f94:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa0:	685a      	ldr	r2, [r3, #4]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	1ad2      	subs	r2, r2, r3
 8007fa6:	2308      	movs	r3, #8
 8007fa8:	005b      	lsls	r3, r3, #1
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d91f      	bls.n	8007fee <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	f003 0307 	and.w	r3, r3, #7
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00a      	beq.n	8007fd6 <pvPortMalloc+0xda>
        __asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	613b      	str	r3, [r7, #16]
    }
 8007fd2:	bf00      	nop
 8007fd4:	e7fe      	b.n	8007fd4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd8:	685a      	ldr	r2, [r3, #4]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	1ad2      	subs	r2, r2, r3
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007fe8:	6978      	ldr	r0, [r7, #20]
 8007fea:	f000 f8f9 	bl	80081e0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007fee:	4b1c      	ldr	r3, [pc, #112]	; (8008060 <pvPortMalloc+0x164>)
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	4a19      	ldr	r2, [pc, #100]	; (8008060 <pvPortMalloc+0x164>)
 8007ffa:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ffc:	4b18      	ldr	r3, [pc, #96]	; (8008060 <pvPortMalloc+0x164>)
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	4b19      	ldr	r3, [pc, #100]	; (8008068 <pvPortMalloc+0x16c>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	429a      	cmp	r2, r3
 8008006:	d203      	bcs.n	8008010 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008008:	4b15      	ldr	r3, [pc, #84]	; (8008060 <pvPortMalloc+0x164>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a16      	ldr	r2, [pc, #88]	; (8008068 <pvPortMalloc+0x16c>)
 800800e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	2200      	movs	r2, #0
 8008020:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008022:	4b12      	ldr	r3, [pc, #72]	; (800806c <pvPortMalloc+0x170>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3301      	adds	r3, #1
 8008028:	4a10      	ldr	r2, [pc, #64]	; (800806c <pvPortMalloc+0x170>)
 800802a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800802c:	f7fe f8b2 	bl	8006194 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	f003 0307 	and.w	r3, r3, #7
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <pvPortMalloc+0x154>
        __asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	60fb      	str	r3, [r7, #12]
    }
 800804c:	bf00      	nop
 800804e:	e7fe      	b.n	800804e <pvPortMalloc+0x152>
    return pvReturn;
 8008050:	69fb      	ldr	r3, [r7, #28]
}
 8008052:	4618      	mov	r0, r3
 8008054:	3728      	adds	r7, #40	; 0x28
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop
 800805c:	20012f64 	.word	0x20012f64
 8008060:	20012f68 	.word	0x20012f68
 8008064:	20012f5c 	.word	0x20012f5c
 8008068:	20012f6c 	.word	0x20012f6c
 800806c:	20012f70 	.word	0x20012f70

08008070 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b086      	sub	sp, #24
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d049      	beq.n	8008116 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008082:	2308      	movs	r3, #8
 8008084:	425b      	negs	r3, r3
 8008086:	697a      	ldr	r2, [r7, #20]
 8008088:	4413      	add	r3, r2
 800808a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	db0a      	blt.n	80080ae <vPortFree+0x3e>
        __asm volatile
 8008098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809c:	f383 8811 	msr	BASEPRI, r3
 80080a0:	f3bf 8f6f 	isb	sy
 80080a4:	f3bf 8f4f 	dsb	sy
 80080a8:	60fb      	str	r3, [r7, #12]
    }
 80080aa:	bf00      	nop
 80080ac:	e7fe      	b.n	80080ac <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <vPortFree+0x5c>
        __asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	60bb      	str	r3, [r7, #8]
    }
 80080c8:	bf00      	nop
 80080ca:	e7fe      	b.n	80080ca <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	0fdb      	lsrs	r3, r3, #31
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d01c      	beq.n	8008116 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d118      	bne.n	8008116 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80080f0:	f7fe f842 	bl	8006178 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	685a      	ldr	r2, [r3, #4]
 80080f8:	4b09      	ldr	r3, [pc, #36]	; (8008120 <vPortFree+0xb0>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4413      	add	r3, r2
 80080fe:	4a08      	ldr	r2, [pc, #32]	; (8008120 <vPortFree+0xb0>)
 8008100:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008102:	6938      	ldr	r0, [r7, #16]
 8008104:	f000 f86c 	bl	80081e0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008108:	4b06      	ldr	r3, [pc, #24]	; (8008124 <vPortFree+0xb4>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3301      	adds	r3, #1
 800810e:	4a05      	ldr	r2, [pc, #20]	; (8008124 <vPortFree+0xb4>)
 8008110:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008112:	f7fe f83f 	bl	8006194 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008116:	bf00      	nop
 8008118:	3718      	adds	r7, #24
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20012f68 	.word	0x20012f68
 8008124:	20012f74 	.word	0x20012f74

08008128 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008128:	b480      	push	{r7}
 800812a:	b085      	sub	sp, #20
 800812c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800812e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008132:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008134:	4b25      	ldr	r3, [pc, #148]	; (80081cc <prvHeapInit+0xa4>)
 8008136:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00c      	beq.n	800815c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3307      	adds	r3, #7
 8008146:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 0307 	bic.w	r3, r3, #7
 800814e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	4a1d      	ldr	r2, [pc, #116]	; (80081cc <prvHeapInit+0xa4>)
 8008158:	4413      	add	r3, r2
 800815a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008160:	4a1b      	ldr	r2, [pc, #108]	; (80081d0 <prvHeapInit+0xa8>)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8008166:	4b1a      	ldr	r3, [pc, #104]	; (80081d0 <prvHeapInit+0xa8>)
 8008168:	2200      	movs	r2, #0
 800816a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	4413      	add	r3, r2
 8008172:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8008174:	2208      	movs	r2, #8
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	1a9b      	subs	r3, r3, r2
 800817a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f023 0307 	bic.w	r3, r3, #7
 8008182:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	4a13      	ldr	r2, [pc, #76]	; (80081d4 <prvHeapInit+0xac>)
 8008188:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800818a:	4b12      	ldr	r3, [pc, #72]	; (80081d4 <prvHeapInit+0xac>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2200      	movs	r2, #0
 8008190:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8008192:	4b10      	ldr	r3, [pc, #64]	; (80081d4 <prvHeapInit+0xac>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2200      	movs	r2, #0
 8008198:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	1ad2      	subs	r2, r2, r3
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80081a8:	4b0a      	ldr	r3, [pc, #40]	; (80081d4 <prvHeapInit+0xac>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	4a08      	ldr	r2, [pc, #32]	; (80081d8 <prvHeapInit+0xb0>)
 80081b6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	4a07      	ldr	r2, [pc, #28]	; (80081dc <prvHeapInit+0xb4>)
 80081be:	6013      	str	r3, [r2, #0]
}
 80081c0:	bf00      	nop
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	2000035c 	.word	0x2000035c
 80081d0:	20012f5c 	.word	0x20012f5c
 80081d4:	20012f64 	.word	0x20012f64
 80081d8:	20012f6c 	.word	0x20012f6c
 80081dc:	20012f68 	.word	0x20012f68

080081e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80081e0:	b480      	push	{r7}
 80081e2:	b085      	sub	sp, #20
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80081e8:	4b28      	ldr	r3, [pc, #160]	; (800828c <prvInsertBlockIntoFreeList+0xac>)
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	e002      	b.n	80081f4 <prvInsertBlockIntoFreeList+0x14>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	60fb      	str	r3, [r7, #12]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d8f7      	bhi.n	80081ee <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	4413      	add	r3, r2
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	d108      	bne.n	8008222 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	685a      	ldr	r2, [r3, #4]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	441a      	add	r2, r3
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	441a      	add	r2, r3
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	d118      	bne.n	8008268 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	4b15      	ldr	r3, [pc, #84]	; (8008290 <prvInsertBlockIntoFreeList+0xb0>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	429a      	cmp	r2, r3
 8008240:	d00d      	beq.n	800825e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	685a      	ldr	r2, [r3, #4]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	441a      	add	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	601a      	str	r2, [r3, #0]
 800825c:	e008      	b.n	8008270 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800825e:	4b0c      	ldr	r3, [pc, #48]	; (8008290 <prvInsertBlockIntoFreeList+0xb0>)
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	601a      	str	r2, [r3, #0]
 8008266:	e003      	b.n	8008270 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	429a      	cmp	r2, r3
 8008276:	d002      	beq.n	800827e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800827e:	bf00      	nop
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop
 800828c:	20012f5c 	.word	0x20012f5c
 8008290:	20012f64 	.word	0x20012f64

08008294 <siprintf>:
 8008294:	b40e      	push	{r1, r2, r3}
 8008296:	b500      	push	{lr}
 8008298:	b09c      	sub	sp, #112	; 0x70
 800829a:	ab1d      	add	r3, sp, #116	; 0x74
 800829c:	9002      	str	r0, [sp, #8]
 800829e:	9006      	str	r0, [sp, #24]
 80082a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082a4:	4809      	ldr	r0, [pc, #36]	; (80082cc <siprintf+0x38>)
 80082a6:	9107      	str	r1, [sp, #28]
 80082a8:	9104      	str	r1, [sp, #16]
 80082aa:	4909      	ldr	r1, [pc, #36]	; (80082d0 <siprintf+0x3c>)
 80082ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80082b0:	9105      	str	r1, [sp, #20]
 80082b2:	6800      	ldr	r0, [r0, #0]
 80082b4:	9301      	str	r3, [sp, #4]
 80082b6:	a902      	add	r1, sp, #8
 80082b8:	f000 f9a0 	bl	80085fc <_svfiprintf_r>
 80082bc:	9b02      	ldr	r3, [sp, #8]
 80082be:	2200      	movs	r2, #0
 80082c0:	701a      	strb	r2, [r3, #0]
 80082c2:	b01c      	add	sp, #112	; 0x70
 80082c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80082c8:	b003      	add	sp, #12
 80082ca:	4770      	bx	lr
 80082cc:	20000074 	.word	0x20000074
 80082d0:	ffff0208 	.word	0xffff0208

080082d4 <memset>:
 80082d4:	4402      	add	r2, r0
 80082d6:	4603      	mov	r3, r0
 80082d8:	4293      	cmp	r3, r2
 80082da:	d100      	bne.n	80082de <memset+0xa>
 80082dc:	4770      	bx	lr
 80082de:	f803 1b01 	strb.w	r1, [r3], #1
 80082e2:	e7f9      	b.n	80082d8 <memset+0x4>

080082e4 <__errno>:
 80082e4:	4b01      	ldr	r3, [pc, #4]	; (80082ec <__errno+0x8>)
 80082e6:	6818      	ldr	r0, [r3, #0]
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	20000074 	.word	0x20000074

080082f0 <__libc_init_array>:
 80082f0:	b570      	push	{r4, r5, r6, lr}
 80082f2:	4d0d      	ldr	r5, [pc, #52]	; (8008328 <__libc_init_array+0x38>)
 80082f4:	4c0d      	ldr	r4, [pc, #52]	; (800832c <__libc_init_array+0x3c>)
 80082f6:	1b64      	subs	r4, r4, r5
 80082f8:	10a4      	asrs	r4, r4, #2
 80082fa:	2600      	movs	r6, #0
 80082fc:	42a6      	cmp	r6, r4
 80082fe:	d109      	bne.n	8008314 <__libc_init_array+0x24>
 8008300:	4d0b      	ldr	r5, [pc, #44]	; (8008330 <__libc_init_array+0x40>)
 8008302:	4c0c      	ldr	r4, [pc, #48]	; (8008334 <__libc_init_array+0x44>)
 8008304:	f000 fc6a 	bl	8008bdc <_init>
 8008308:	1b64      	subs	r4, r4, r5
 800830a:	10a4      	asrs	r4, r4, #2
 800830c:	2600      	movs	r6, #0
 800830e:	42a6      	cmp	r6, r4
 8008310:	d105      	bne.n	800831e <__libc_init_array+0x2e>
 8008312:	bd70      	pop	{r4, r5, r6, pc}
 8008314:	f855 3b04 	ldr.w	r3, [r5], #4
 8008318:	4798      	blx	r3
 800831a:	3601      	adds	r6, #1
 800831c:	e7ee      	b.n	80082fc <__libc_init_array+0xc>
 800831e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008322:	4798      	blx	r3
 8008324:	3601      	adds	r6, #1
 8008326:	e7f2      	b.n	800830e <__libc_init_array+0x1e>
 8008328:	08008fdc 	.word	0x08008fdc
 800832c:	08008fdc 	.word	0x08008fdc
 8008330:	08008fdc 	.word	0x08008fdc
 8008334:	08008fe0 	.word	0x08008fe0

08008338 <__retarget_lock_acquire_recursive>:
 8008338:	4770      	bx	lr

0800833a <__retarget_lock_release_recursive>:
 800833a:	4770      	bx	lr

0800833c <memcpy>:
 800833c:	440a      	add	r2, r1
 800833e:	4291      	cmp	r1, r2
 8008340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008344:	d100      	bne.n	8008348 <memcpy+0xc>
 8008346:	4770      	bx	lr
 8008348:	b510      	push	{r4, lr}
 800834a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800834e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008352:	4291      	cmp	r1, r2
 8008354:	d1f9      	bne.n	800834a <memcpy+0xe>
 8008356:	bd10      	pop	{r4, pc}

08008358 <_free_r>:
 8008358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800835a:	2900      	cmp	r1, #0
 800835c:	d044      	beq.n	80083e8 <_free_r+0x90>
 800835e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008362:	9001      	str	r0, [sp, #4]
 8008364:	2b00      	cmp	r3, #0
 8008366:	f1a1 0404 	sub.w	r4, r1, #4
 800836a:	bfb8      	it	lt
 800836c:	18e4      	addlt	r4, r4, r3
 800836e:	f000 f8df 	bl	8008530 <__malloc_lock>
 8008372:	4a1e      	ldr	r2, [pc, #120]	; (80083ec <_free_r+0x94>)
 8008374:	9801      	ldr	r0, [sp, #4]
 8008376:	6813      	ldr	r3, [r2, #0]
 8008378:	b933      	cbnz	r3, 8008388 <_free_r+0x30>
 800837a:	6063      	str	r3, [r4, #4]
 800837c:	6014      	str	r4, [r2, #0]
 800837e:	b003      	add	sp, #12
 8008380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008384:	f000 b8da 	b.w	800853c <__malloc_unlock>
 8008388:	42a3      	cmp	r3, r4
 800838a:	d908      	bls.n	800839e <_free_r+0x46>
 800838c:	6825      	ldr	r5, [r4, #0]
 800838e:	1961      	adds	r1, r4, r5
 8008390:	428b      	cmp	r3, r1
 8008392:	bf01      	itttt	eq
 8008394:	6819      	ldreq	r1, [r3, #0]
 8008396:	685b      	ldreq	r3, [r3, #4]
 8008398:	1949      	addeq	r1, r1, r5
 800839a:	6021      	streq	r1, [r4, #0]
 800839c:	e7ed      	b.n	800837a <_free_r+0x22>
 800839e:	461a      	mov	r2, r3
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	b10b      	cbz	r3, 80083a8 <_free_r+0x50>
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	d9fa      	bls.n	800839e <_free_r+0x46>
 80083a8:	6811      	ldr	r1, [r2, #0]
 80083aa:	1855      	adds	r5, r2, r1
 80083ac:	42a5      	cmp	r5, r4
 80083ae:	d10b      	bne.n	80083c8 <_free_r+0x70>
 80083b0:	6824      	ldr	r4, [r4, #0]
 80083b2:	4421      	add	r1, r4
 80083b4:	1854      	adds	r4, r2, r1
 80083b6:	42a3      	cmp	r3, r4
 80083b8:	6011      	str	r1, [r2, #0]
 80083ba:	d1e0      	bne.n	800837e <_free_r+0x26>
 80083bc:	681c      	ldr	r4, [r3, #0]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	6053      	str	r3, [r2, #4]
 80083c2:	440c      	add	r4, r1
 80083c4:	6014      	str	r4, [r2, #0]
 80083c6:	e7da      	b.n	800837e <_free_r+0x26>
 80083c8:	d902      	bls.n	80083d0 <_free_r+0x78>
 80083ca:	230c      	movs	r3, #12
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	e7d6      	b.n	800837e <_free_r+0x26>
 80083d0:	6825      	ldr	r5, [r4, #0]
 80083d2:	1961      	adds	r1, r4, r5
 80083d4:	428b      	cmp	r3, r1
 80083d6:	bf04      	itt	eq
 80083d8:	6819      	ldreq	r1, [r3, #0]
 80083da:	685b      	ldreq	r3, [r3, #4]
 80083dc:	6063      	str	r3, [r4, #4]
 80083de:	bf04      	itt	eq
 80083e0:	1949      	addeq	r1, r1, r5
 80083e2:	6021      	streq	r1, [r4, #0]
 80083e4:	6054      	str	r4, [r2, #4]
 80083e6:	e7ca      	b.n	800837e <_free_r+0x26>
 80083e8:	b003      	add	sp, #12
 80083ea:	bd30      	pop	{r4, r5, pc}
 80083ec:	200130b8 	.word	0x200130b8

080083f0 <sbrk_aligned>:
 80083f0:	b570      	push	{r4, r5, r6, lr}
 80083f2:	4e0e      	ldr	r6, [pc, #56]	; (800842c <sbrk_aligned+0x3c>)
 80083f4:	460c      	mov	r4, r1
 80083f6:	6831      	ldr	r1, [r6, #0]
 80083f8:	4605      	mov	r5, r0
 80083fa:	b911      	cbnz	r1, 8008402 <sbrk_aligned+0x12>
 80083fc:	f000 fba6 	bl	8008b4c <_sbrk_r>
 8008400:	6030      	str	r0, [r6, #0]
 8008402:	4621      	mov	r1, r4
 8008404:	4628      	mov	r0, r5
 8008406:	f000 fba1 	bl	8008b4c <_sbrk_r>
 800840a:	1c43      	adds	r3, r0, #1
 800840c:	d00a      	beq.n	8008424 <sbrk_aligned+0x34>
 800840e:	1cc4      	adds	r4, r0, #3
 8008410:	f024 0403 	bic.w	r4, r4, #3
 8008414:	42a0      	cmp	r0, r4
 8008416:	d007      	beq.n	8008428 <sbrk_aligned+0x38>
 8008418:	1a21      	subs	r1, r4, r0
 800841a:	4628      	mov	r0, r5
 800841c:	f000 fb96 	bl	8008b4c <_sbrk_r>
 8008420:	3001      	adds	r0, #1
 8008422:	d101      	bne.n	8008428 <sbrk_aligned+0x38>
 8008424:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008428:	4620      	mov	r0, r4
 800842a:	bd70      	pop	{r4, r5, r6, pc}
 800842c:	200130bc 	.word	0x200130bc

08008430 <_malloc_r>:
 8008430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008434:	1ccd      	adds	r5, r1, #3
 8008436:	f025 0503 	bic.w	r5, r5, #3
 800843a:	3508      	adds	r5, #8
 800843c:	2d0c      	cmp	r5, #12
 800843e:	bf38      	it	cc
 8008440:	250c      	movcc	r5, #12
 8008442:	2d00      	cmp	r5, #0
 8008444:	4607      	mov	r7, r0
 8008446:	db01      	blt.n	800844c <_malloc_r+0x1c>
 8008448:	42a9      	cmp	r1, r5
 800844a:	d905      	bls.n	8008458 <_malloc_r+0x28>
 800844c:	230c      	movs	r3, #12
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	2600      	movs	r6, #0
 8008452:	4630      	mov	r0, r6
 8008454:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008458:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800852c <_malloc_r+0xfc>
 800845c:	f000 f868 	bl	8008530 <__malloc_lock>
 8008460:	f8d8 3000 	ldr.w	r3, [r8]
 8008464:	461c      	mov	r4, r3
 8008466:	bb5c      	cbnz	r4, 80084c0 <_malloc_r+0x90>
 8008468:	4629      	mov	r1, r5
 800846a:	4638      	mov	r0, r7
 800846c:	f7ff ffc0 	bl	80083f0 <sbrk_aligned>
 8008470:	1c43      	adds	r3, r0, #1
 8008472:	4604      	mov	r4, r0
 8008474:	d155      	bne.n	8008522 <_malloc_r+0xf2>
 8008476:	f8d8 4000 	ldr.w	r4, [r8]
 800847a:	4626      	mov	r6, r4
 800847c:	2e00      	cmp	r6, #0
 800847e:	d145      	bne.n	800850c <_malloc_r+0xdc>
 8008480:	2c00      	cmp	r4, #0
 8008482:	d048      	beq.n	8008516 <_malloc_r+0xe6>
 8008484:	6823      	ldr	r3, [r4, #0]
 8008486:	4631      	mov	r1, r6
 8008488:	4638      	mov	r0, r7
 800848a:	eb04 0903 	add.w	r9, r4, r3
 800848e:	f000 fb5d 	bl	8008b4c <_sbrk_r>
 8008492:	4581      	cmp	r9, r0
 8008494:	d13f      	bne.n	8008516 <_malloc_r+0xe6>
 8008496:	6821      	ldr	r1, [r4, #0]
 8008498:	1a6d      	subs	r5, r5, r1
 800849a:	4629      	mov	r1, r5
 800849c:	4638      	mov	r0, r7
 800849e:	f7ff ffa7 	bl	80083f0 <sbrk_aligned>
 80084a2:	3001      	adds	r0, #1
 80084a4:	d037      	beq.n	8008516 <_malloc_r+0xe6>
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	442b      	add	r3, r5
 80084aa:	6023      	str	r3, [r4, #0]
 80084ac:	f8d8 3000 	ldr.w	r3, [r8]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d038      	beq.n	8008526 <_malloc_r+0xf6>
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	42a2      	cmp	r2, r4
 80084b8:	d12b      	bne.n	8008512 <_malloc_r+0xe2>
 80084ba:	2200      	movs	r2, #0
 80084bc:	605a      	str	r2, [r3, #4]
 80084be:	e00f      	b.n	80084e0 <_malloc_r+0xb0>
 80084c0:	6822      	ldr	r2, [r4, #0]
 80084c2:	1b52      	subs	r2, r2, r5
 80084c4:	d41f      	bmi.n	8008506 <_malloc_r+0xd6>
 80084c6:	2a0b      	cmp	r2, #11
 80084c8:	d917      	bls.n	80084fa <_malloc_r+0xca>
 80084ca:	1961      	adds	r1, r4, r5
 80084cc:	42a3      	cmp	r3, r4
 80084ce:	6025      	str	r5, [r4, #0]
 80084d0:	bf18      	it	ne
 80084d2:	6059      	strne	r1, [r3, #4]
 80084d4:	6863      	ldr	r3, [r4, #4]
 80084d6:	bf08      	it	eq
 80084d8:	f8c8 1000 	streq.w	r1, [r8]
 80084dc:	5162      	str	r2, [r4, r5]
 80084de:	604b      	str	r3, [r1, #4]
 80084e0:	4638      	mov	r0, r7
 80084e2:	f104 060b 	add.w	r6, r4, #11
 80084e6:	f000 f829 	bl	800853c <__malloc_unlock>
 80084ea:	f026 0607 	bic.w	r6, r6, #7
 80084ee:	1d23      	adds	r3, r4, #4
 80084f0:	1af2      	subs	r2, r6, r3
 80084f2:	d0ae      	beq.n	8008452 <_malloc_r+0x22>
 80084f4:	1b9b      	subs	r3, r3, r6
 80084f6:	50a3      	str	r3, [r4, r2]
 80084f8:	e7ab      	b.n	8008452 <_malloc_r+0x22>
 80084fa:	42a3      	cmp	r3, r4
 80084fc:	6862      	ldr	r2, [r4, #4]
 80084fe:	d1dd      	bne.n	80084bc <_malloc_r+0x8c>
 8008500:	f8c8 2000 	str.w	r2, [r8]
 8008504:	e7ec      	b.n	80084e0 <_malloc_r+0xb0>
 8008506:	4623      	mov	r3, r4
 8008508:	6864      	ldr	r4, [r4, #4]
 800850a:	e7ac      	b.n	8008466 <_malloc_r+0x36>
 800850c:	4634      	mov	r4, r6
 800850e:	6876      	ldr	r6, [r6, #4]
 8008510:	e7b4      	b.n	800847c <_malloc_r+0x4c>
 8008512:	4613      	mov	r3, r2
 8008514:	e7cc      	b.n	80084b0 <_malloc_r+0x80>
 8008516:	230c      	movs	r3, #12
 8008518:	603b      	str	r3, [r7, #0]
 800851a:	4638      	mov	r0, r7
 800851c:	f000 f80e 	bl	800853c <__malloc_unlock>
 8008520:	e797      	b.n	8008452 <_malloc_r+0x22>
 8008522:	6025      	str	r5, [r4, #0]
 8008524:	e7dc      	b.n	80084e0 <_malloc_r+0xb0>
 8008526:	605b      	str	r3, [r3, #4]
 8008528:	deff      	udf	#255	; 0xff
 800852a:	bf00      	nop
 800852c:	200130b8 	.word	0x200130b8

08008530 <__malloc_lock>:
 8008530:	4801      	ldr	r0, [pc, #4]	; (8008538 <__malloc_lock+0x8>)
 8008532:	f7ff bf01 	b.w	8008338 <__retarget_lock_acquire_recursive>
 8008536:	bf00      	nop
 8008538:	200130b4 	.word	0x200130b4

0800853c <__malloc_unlock>:
 800853c:	4801      	ldr	r0, [pc, #4]	; (8008544 <__malloc_unlock+0x8>)
 800853e:	f7ff befc 	b.w	800833a <__retarget_lock_release_recursive>
 8008542:	bf00      	nop
 8008544:	200130b4 	.word	0x200130b4

08008548 <__ssputs_r>:
 8008548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800854c:	688e      	ldr	r6, [r1, #8]
 800854e:	461f      	mov	r7, r3
 8008550:	42be      	cmp	r6, r7
 8008552:	680b      	ldr	r3, [r1, #0]
 8008554:	4682      	mov	sl, r0
 8008556:	460c      	mov	r4, r1
 8008558:	4690      	mov	r8, r2
 800855a:	d82c      	bhi.n	80085b6 <__ssputs_r+0x6e>
 800855c:	898a      	ldrh	r2, [r1, #12]
 800855e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008562:	d026      	beq.n	80085b2 <__ssputs_r+0x6a>
 8008564:	6965      	ldr	r5, [r4, #20]
 8008566:	6909      	ldr	r1, [r1, #16]
 8008568:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800856c:	eba3 0901 	sub.w	r9, r3, r1
 8008570:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008574:	1c7b      	adds	r3, r7, #1
 8008576:	444b      	add	r3, r9
 8008578:	106d      	asrs	r5, r5, #1
 800857a:	429d      	cmp	r5, r3
 800857c:	bf38      	it	cc
 800857e:	461d      	movcc	r5, r3
 8008580:	0553      	lsls	r3, r2, #21
 8008582:	d527      	bpl.n	80085d4 <__ssputs_r+0x8c>
 8008584:	4629      	mov	r1, r5
 8008586:	f7ff ff53 	bl	8008430 <_malloc_r>
 800858a:	4606      	mov	r6, r0
 800858c:	b360      	cbz	r0, 80085e8 <__ssputs_r+0xa0>
 800858e:	6921      	ldr	r1, [r4, #16]
 8008590:	464a      	mov	r2, r9
 8008592:	f7ff fed3 	bl	800833c <memcpy>
 8008596:	89a3      	ldrh	r3, [r4, #12]
 8008598:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800859c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085a0:	81a3      	strh	r3, [r4, #12]
 80085a2:	6126      	str	r6, [r4, #16]
 80085a4:	6165      	str	r5, [r4, #20]
 80085a6:	444e      	add	r6, r9
 80085a8:	eba5 0509 	sub.w	r5, r5, r9
 80085ac:	6026      	str	r6, [r4, #0]
 80085ae:	60a5      	str	r5, [r4, #8]
 80085b0:	463e      	mov	r6, r7
 80085b2:	42be      	cmp	r6, r7
 80085b4:	d900      	bls.n	80085b8 <__ssputs_r+0x70>
 80085b6:	463e      	mov	r6, r7
 80085b8:	6820      	ldr	r0, [r4, #0]
 80085ba:	4632      	mov	r2, r6
 80085bc:	4641      	mov	r1, r8
 80085be:	f000 faab 	bl	8008b18 <memmove>
 80085c2:	68a3      	ldr	r3, [r4, #8]
 80085c4:	1b9b      	subs	r3, r3, r6
 80085c6:	60a3      	str	r3, [r4, #8]
 80085c8:	6823      	ldr	r3, [r4, #0]
 80085ca:	4433      	add	r3, r6
 80085cc:	6023      	str	r3, [r4, #0]
 80085ce:	2000      	movs	r0, #0
 80085d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d4:	462a      	mov	r2, r5
 80085d6:	f000 fac9 	bl	8008b6c <_realloc_r>
 80085da:	4606      	mov	r6, r0
 80085dc:	2800      	cmp	r0, #0
 80085de:	d1e0      	bne.n	80085a2 <__ssputs_r+0x5a>
 80085e0:	6921      	ldr	r1, [r4, #16]
 80085e2:	4650      	mov	r0, sl
 80085e4:	f7ff feb8 	bl	8008358 <_free_r>
 80085e8:	230c      	movs	r3, #12
 80085ea:	f8ca 3000 	str.w	r3, [sl]
 80085ee:	89a3      	ldrh	r3, [r4, #12]
 80085f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085f4:	81a3      	strh	r3, [r4, #12]
 80085f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085fa:	e7e9      	b.n	80085d0 <__ssputs_r+0x88>

080085fc <_svfiprintf_r>:
 80085fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008600:	4698      	mov	r8, r3
 8008602:	898b      	ldrh	r3, [r1, #12]
 8008604:	061b      	lsls	r3, r3, #24
 8008606:	b09d      	sub	sp, #116	; 0x74
 8008608:	4607      	mov	r7, r0
 800860a:	460d      	mov	r5, r1
 800860c:	4614      	mov	r4, r2
 800860e:	d50e      	bpl.n	800862e <_svfiprintf_r+0x32>
 8008610:	690b      	ldr	r3, [r1, #16]
 8008612:	b963      	cbnz	r3, 800862e <_svfiprintf_r+0x32>
 8008614:	2140      	movs	r1, #64	; 0x40
 8008616:	f7ff ff0b 	bl	8008430 <_malloc_r>
 800861a:	6028      	str	r0, [r5, #0]
 800861c:	6128      	str	r0, [r5, #16]
 800861e:	b920      	cbnz	r0, 800862a <_svfiprintf_r+0x2e>
 8008620:	230c      	movs	r3, #12
 8008622:	603b      	str	r3, [r7, #0]
 8008624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008628:	e0d0      	b.n	80087cc <_svfiprintf_r+0x1d0>
 800862a:	2340      	movs	r3, #64	; 0x40
 800862c:	616b      	str	r3, [r5, #20]
 800862e:	2300      	movs	r3, #0
 8008630:	9309      	str	r3, [sp, #36]	; 0x24
 8008632:	2320      	movs	r3, #32
 8008634:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008638:	f8cd 800c 	str.w	r8, [sp, #12]
 800863c:	2330      	movs	r3, #48	; 0x30
 800863e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80087e4 <_svfiprintf_r+0x1e8>
 8008642:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008646:	f04f 0901 	mov.w	r9, #1
 800864a:	4623      	mov	r3, r4
 800864c:	469a      	mov	sl, r3
 800864e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008652:	b10a      	cbz	r2, 8008658 <_svfiprintf_r+0x5c>
 8008654:	2a25      	cmp	r2, #37	; 0x25
 8008656:	d1f9      	bne.n	800864c <_svfiprintf_r+0x50>
 8008658:	ebba 0b04 	subs.w	fp, sl, r4
 800865c:	d00b      	beq.n	8008676 <_svfiprintf_r+0x7a>
 800865e:	465b      	mov	r3, fp
 8008660:	4622      	mov	r2, r4
 8008662:	4629      	mov	r1, r5
 8008664:	4638      	mov	r0, r7
 8008666:	f7ff ff6f 	bl	8008548 <__ssputs_r>
 800866a:	3001      	adds	r0, #1
 800866c:	f000 80a9 	beq.w	80087c2 <_svfiprintf_r+0x1c6>
 8008670:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008672:	445a      	add	r2, fp
 8008674:	9209      	str	r2, [sp, #36]	; 0x24
 8008676:	f89a 3000 	ldrb.w	r3, [sl]
 800867a:	2b00      	cmp	r3, #0
 800867c:	f000 80a1 	beq.w	80087c2 <_svfiprintf_r+0x1c6>
 8008680:	2300      	movs	r3, #0
 8008682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800868a:	f10a 0a01 	add.w	sl, sl, #1
 800868e:	9304      	str	r3, [sp, #16]
 8008690:	9307      	str	r3, [sp, #28]
 8008692:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008696:	931a      	str	r3, [sp, #104]	; 0x68
 8008698:	4654      	mov	r4, sl
 800869a:	2205      	movs	r2, #5
 800869c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a0:	4850      	ldr	r0, [pc, #320]	; (80087e4 <_svfiprintf_r+0x1e8>)
 80086a2:	f7f7 fdcd 	bl	8000240 <memchr>
 80086a6:	9a04      	ldr	r2, [sp, #16]
 80086a8:	b9d8      	cbnz	r0, 80086e2 <_svfiprintf_r+0xe6>
 80086aa:	06d0      	lsls	r0, r2, #27
 80086ac:	bf44      	itt	mi
 80086ae:	2320      	movmi	r3, #32
 80086b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086b4:	0711      	lsls	r1, r2, #28
 80086b6:	bf44      	itt	mi
 80086b8:	232b      	movmi	r3, #43	; 0x2b
 80086ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086be:	f89a 3000 	ldrb.w	r3, [sl]
 80086c2:	2b2a      	cmp	r3, #42	; 0x2a
 80086c4:	d015      	beq.n	80086f2 <_svfiprintf_r+0xf6>
 80086c6:	9a07      	ldr	r2, [sp, #28]
 80086c8:	4654      	mov	r4, sl
 80086ca:	2000      	movs	r0, #0
 80086cc:	f04f 0c0a 	mov.w	ip, #10
 80086d0:	4621      	mov	r1, r4
 80086d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086d6:	3b30      	subs	r3, #48	; 0x30
 80086d8:	2b09      	cmp	r3, #9
 80086da:	d94d      	bls.n	8008778 <_svfiprintf_r+0x17c>
 80086dc:	b1b0      	cbz	r0, 800870c <_svfiprintf_r+0x110>
 80086de:	9207      	str	r2, [sp, #28]
 80086e0:	e014      	b.n	800870c <_svfiprintf_r+0x110>
 80086e2:	eba0 0308 	sub.w	r3, r0, r8
 80086e6:	fa09 f303 	lsl.w	r3, r9, r3
 80086ea:	4313      	orrs	r3, r2
 80086ec:	9304      	str	r3, [sp, #16]
 80086ee:	46a2      	mov	sl, r4
 80086f0:	e7d2      	b.n	8008698 <_svfiprintf_r+0x9c>
 80086f2:	9b03      	ldr	r3, [sp, #12]
 80086f4:	1d19      	adds	r1, r3, #4
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	9103      	str	r1, [sp, #12]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	bfbb      	ittet	lt
 80086fe:	425b      	neglt	r3, r3
 8008700:	f042 0202 	orrlt.w	r2, r2, #2
 8008704:	9307      	strge	r3, [sp, #28]
 8008706:	9307      	strlt	r3, [sp, #28]
 8008708:	bfb8      	it	lt
 800870a:	9204      	strlt	r2, [sp, #16]
 800870c:	7823      	ldrb	r3, [r4, #0]
 800870e:	2b2e      	cmp	r3, #46	; 0x2e
 8008710:	d10c      	bne.n	800872c <_svfiprintf_r+0x130>
 8008712:	7863      	ldrb	r3, [r4, #1]
 8008714:	2b2a      	cmp	r3, #42	; 0x2a
 8008716:	d134      	bne.n	8008782 <_svfiprintf_r+0x186>
 8008718:	9b03      	ldr	r3, [sp, #12]
 800871a:	1d1a      	adds	r2, r3, #4
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	9203      	str	r2, [sp, #12]
 8008720:	2b00      	cmp	r3, #0
 8008722:	bfb8      	it	lt
 8008724:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008728:	3402      	adds	r4, #2
 800872a:	9305      	str	r3, [sp, #20]
 800872c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80087f4 <_svfiprintf_r+0x1f8>
 8008730:	7821      	ldrb	r1, [r4, #0]
 8008732:	2203      	movs	r2, #3
 8008734:	4650      	mov	r0, sl
 8008736:	f7f7 fd83 	bl	8000240 <memchr>
 800873a:	b138      	cbz	r0, 800874c <_svfiprintf_r+0x150>
 800873c:	9b04      	ldr	r3, [sp, #16]
 800873e:	eba0 000a 	sub.w	r0, r0, sl
 8008742:	2240      	movs	r2, #64	; 0x40
 8008744:	4082      	lsls	r2, r0
 8008746:	4313      	orrs	r3, r2
 8008748:	3401      	adds	r4, #1
 800874a:	9304      	str	r3, [sp, #16]
 800874c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008750:	4825      	ldr	r0, [pc, #148]	; (80087e8 <_svfiprintf_r+0x1ec>)
 8008752:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008756:	2206      	movs	r2, #6
 8008758:	f7f7 fd72 	bl	8000240 <memchr>
 800875c:	2800      	cmp	r0, #0
 800875e:	d038      	beq.n	80087d2 <_svfiprintf_r+0x1d6>
 8008760:	4b22      	ldr	r3, [pc, #136]	; (80087ec <_svfiprintf_r+0x1f0>)
 8008762:	bb1b      	cbnz	r3, 80087ac <_svfiprintf_r+0x1b0>
 8008764:	9b03      	ldr	r3, [sp, #12]
 8008766:	3307      	adds	r3, #7
 8008768:	f023 0307 	bic.w	r3, r3, #7
 800876c:	3308      	adds	r3, #8
 800876e:	9303      	str	r3, [sp, #12]
 8008770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008772:	4433      	add	r3, r6
 8008774:	9309      	str	r3, [sp, #36]	; 0x24
 8008776:	e768      	b.n	800864a <_svfiprintf_r+0x4e>
 8008778:	fb0c 3202 	mla	r2, ip, r2, r3
 800877c:	460c      	mov	r4, r1
 800877e:	2001      	movs	r0, #1
 8008780:	e7a6      	b.n	80086d0 <_svfiprintf_r+0xd4>
 8008782:	2300      	movs	r3, #0
 8008784:	3401      	adds	r4, #1
 8008786:	9305      	str	r3, [sp, #20]
 8008788:	4619      	mov	r1, r3
 800878a:	f04f 0c0a 	mov.w	ip, #10
 800878e:	4620      	mov	r0, r4
 8008790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008794:	3a30      	subs	r2, #48	; 0x30
 8008796:	2a09      	cmp	r2, #9
 8008798:	d903      	bls.n	80087a2 <_svfiprintf_r+0x1a6>
 800879a:	2b00      	cmp	r3, #0
 800879c:	d0c6      	beq.n	800872c <_svfiprintf_r+0x130>
 800879e:	9105      	str	r1, [sp, #20]
 80087a0:	e7c4      	b.n	800872c <_svfiprintf_r+0x130>
 80087a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80087a6:	4604      	mov	r4, r0
 80087a8:	2301      	movs	r3, #1
 80087aa:	e7f0      	b.n	800878e <_svfiprintf_r+0x192>
 80087ac:	ab03      	add	r3, sp, #12
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	462a      	mov	r2, r5
 80087b2:	4b0f      	ldr	r3, [pc, #60]	; (80087f0 <_svfiprintf_r+0x1f4>)
 80087b4:	a904      	add	r1, sp, #16
 80087b6:	4638      	mov	r0, r7
 80087b8:	f3af 8000 	nop.w
 80087bc:	1c42      	adds	r2, r0, #1
 80087be:	4606      	mov	r6, r0
 80087c0:	d1d6      	bne.n	8008770 <_svfiprintf_r+0x174>
 80087c2:	89ab      	ldrh	r3, [r5, #12]
 80087c4:	065b      	lsls	r3, r3, #25
 80087c6:	f53f af2d 	bmi.w	8008624 <_svfiprintf_r+0x28>
 80087ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087cc:	b01d      	add	sp, #116	; 0x74
 80087ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d2:	ab03      	add	r3, sp, #12
 80087d4:	9300      	str	r3, [sp, #0]
 80087d6:	462a      	mov	r2, r5
 80087d8:	4b05      	ldr	r3, [pc, #20]	; (80087f0 <_svfiprintf_r+0x1f4>)
 80087da:	a904      	add	r1, sp, #16
 80087dc:	4638      	mov	r0, r7
 80087de:	f000 f879 	bl	80088d4 <_printf_i>
 80087e2:	e7eb      	b.n	80087bc <_svfiprintf_r+0x1c0>
 80087e4:	08008fa0 	.word	0x08008fa0
 80087e8:	08008faa 	.word	0x08008faa
 80087ec:	00000000 	.word	0x00000000
 80087f0:	08008549 	.word	0x08008549
 80087f4:	08008fa6 	.word	0x08008fa6

080087f8 <_printf_common>:
 80087f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087fc:	4616      	mov	r6, r2
 80087fe:	4699      	mov	r9, r3
 8008800:	688a      	ldr	r2, [r1, #8]
 8008802:	690b      	ldr	r3, [r1, #16]
 8008804:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008808:	4293      	cmp	r3, r2
 800880a:	bfb8      	it	lt
 800880c:	4613      	movlt	r3, r2
 800880e:	6033      	str	r3, [r6, #0]
 8008810:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008814:	4607      	mov	r7, r0
 8008816:	460c      	mov	r4, r1
 8008818:	b10a      	cbz	r2, 800881e <_printf_common+0x26>
 800881a:	3301      	adds	r3, #1
 800881c:	6033      	str	r3, [r6, #0]
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	0699      	lsls	r1, r3, #26
 8008822:	bf42      	ittt	mi
 8008824:	6833      	ldrmi	r3, [r6, #0]
 8008826:	3302      	addmi	r3, #2
 8008828:	6033      	strmi	r3, [r6, #0]
 800882a:	6825      	ldr	r5, [r4, #0]
 800882c:	f015 0506 	ands.w	r5, r5, #6
 8008830:	d106      	bne.n	8008840 <_printf_common+0x48>
 8008832:	f104 0a19 	add.w	sl, r4, #25
 8008836:	68e3      	ldr	r3, [r4, #12]
 8008838:	6832      	ldr	r2, [r6, #0]
 800883a:	1a9b      	subs	r3, r3, r2
 800883c:	42ab      	cmp	r3, r5
 800883e:	dc26      	bgt.n	800888e <_printf_common+0x96>
 8008840:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008844:	1e13      	subs	r3, r2, #0
 8008846:	6822      	ldr	r2, [r4, #0]
 8008848:	bf18      	it	ne
 800884a:	2301      	movne	r3, #1
 800884c:	0692      	lsls	r2, r2, #26
 800884e:	d42b      	bmi.n	80088a8 <_printf_common+0xb0>
 8008850:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008854:	4649      	mov	r1, r9
 8008856:	4638      	mov	r0, r7
 8008858:	47c0      	blx	r8
 800885a:	3001      	adds	r0, #1
 800885c:	d01e      	beq.n	800889c <_printf_common+0xa4>
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	6922      	ldr	r2, [r4, #16]
 8008862:	f003 0306 	and.w	r3, r3, #6
 8008866:	2b04      	cmp	r3, #4
 8008868:	bf02      	ittt	eq
 800886a:	68e5      	ldreq	r5, [r4, #12]
 800886c:	6833      	ldreq	r3, [r6, #0]
 800886e:	1aed      	subeq	r5, r5, r3
 8008870:	68a3      	ldr	r3, [r4, #8]
 8008872:	bf0c      	ite	eq
 8008874:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008878:	2500      	movne	r5, #0
 800887a:	4293      	cmp	r3, r2
 800887c:	bfc4      	itt	gt
 800887e:	1a9b      	subgt	r3, r3, r2
 8008880:	18ed      	addgt	r5, r5, r3
 8008882:	2600      	movs	r6, #0
 8008884:	341a      	adds	r4, #26
 8008886:	42b5      	cmp	r5, r6
 8008888:	d11a      	bne.n	80088c0 <_printf_common+0xc8>
 800888a:	2000      	movs	r0, #0
 800888c:	e008      	b.n	80088a0 <_printf_common+0xa8>
 800888e:	2301      	movs	r3, #1
 8008890:	4652      	mov	r2, sl
 8008892:	4649      	mov	r1, r9
 8008894:	4638      	mov	r0, r7
 8008896:	47c0      	blx	r8
 8008898:	3001      	adds	r0, #1
 800889a:	d103      	bne.n	80088a4 <_printf_common+0xac>
 800889c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a4:	3501      	adds	r5, #1
 80088a6:	e7c6      	b.n	8008836 <_printf_common+0x3e>
 80088a8:	18e1      	adds	r1, r4, r3
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	2030      	movs	r0, #48	; 0x30
 80088ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088b2:	4422      	add	r2, r4
 80088b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088bc:	3302      	adds	r3, #2
 80088be:	e7c7      	b.n	8008850 <_printf_common+0x58>
 80088c0:	2301      	movs	r3, #1
 80088c2:	4622      	mov	r2, r4
 80088c4:	4649      	mov	r1, r9
 80088c6:	4638      	mov	r0, r7
 80088c8:	47c0      	blx	r8
 80088ca:	3001      	adds	r0, #1
 80088cc:	d0e6      	beq.n	800889c <_printf_common+0xa4>
 80088ce:	3601      	adds	r6, #1
 80088d0:	e7d9      	b.n	8008886 <_printf_common+0x8e>
	...

080088d4 <_printf_i>:
 80088d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088d8:	7e0f      	ldrb	r7, [r1, #24]
 80088da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088dc:	2f78      	cmp	r7, #120	; 0x78
 80088de:	4691      	mov	r9, r2
 80088e0:	4680      	mov	r8, r0
 80088e2:	460c      	mov	r4, r1
 80088e4:	469a      	mov	sl, r3
 80088e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088ea:	d807      	bhi.n	80088fc <_printf_i+0x28>
 80088ec:	2f62      	cmp	r7, #98	; 0x62
 80088ee:	d80a      	bhi.n	8008906 <_printf_i+0x32>
 80088f0:	2f00      	cmp	r7, #0
 80088f2:	f000 80d4 	beq.w	8008a9e <_printf_i+0x1ca>
 80088f6:	2f58      	cmp	r7, #88	; 0x58
 80088f8:	f000 80c0 	beq.w	8008a7c <_printf_i+0x1a8>
 80088fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008900:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008904:	e03a      	b.n	800897c <_printf_i+0xa8>
 8008906:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800890a:	2b15      	cmp	r3, #21
 800890c:	d8f6      	bhi.n	80088fc <_printf_i+0x28>
 800890e:	a101      	add	r1, pc, #4	; (adr r1, 8008914 <_printf_i+0x40>)
 8008910:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008914:	0800896d 	.word	0x0800896d
 8008918:	08008981 	.word	0x08008981
 800891c:	080088fd 	.word	0x080088fd
 8008920:	080088fd 	.word	0x080088fd
 8008924:	080088fd 	.word	0x080088fd
 8008928:	080088fd 	.word	0x080088fd
 800892c:	08008981 	.word	0x08008981
 8008930:	080088fd 	.word	0x080088fd
 8008934:	080088fd 	.word	0x080088fd
 8008938:	080088fd 	.word	0x080088fd
 800893c:	080088fd 	.word	0x080088fd
 8008940:	08008a85 	.word	0x08008a85
 8008944:	080089ad 	.word	0x080089ad
 8008948:	08008a3f 	.word	0x08008a3f
 800894c:	080088fd 	.word	0x080088fd
 8008950:	080088fd 	.word	0x080088fd
 8008954:	08008aa7 	.word	0x08008aa7
 8008958:	080088fd 	.word	0x080088fd
 800895c:	080089ad 	.word	0x080089ad
 8008960:	080088fd 	.word	0x080088fd
 8008964:	080088fd 	.word	0x080088fd
 8008968:	08008a47 	.word	0x08008a47
 800896c:	682b      	ldr	r3, [r5, #0]
 800896e:	1d1a      	adds	r2, r3, #4
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	602a      	str	r2, [r5, #0]
 8008974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800897c:	2301      	movs	r3, #1
 800897e:	e09f      	b.n	8008ac0 <_printf_i+0x1ec>
 8008980:	6820      	ldr	r0, [r4, #0]
 8008982:	682b      	ldr	r3, [r5, #0]
 8008984:	0607      	lsls	r7, r0, #24
 8008986:	f103 0104 	add.w	r1, r3, #4
 800898a:	6029      	str	r1, [r5, #0]
 800898c:	d501      	bpl.n	8008992 <_printf_i+0xbe>
 800898e:	681e      	ldr	r6, [r3, #0]
 8008990:	e003      	b.n	800899a <_printf_i+0xc6>
 8008992:	0646      	lsls	r6, r0, #25
 8008994:	d5fb      	bpl.n	800898e <_printf_i+0xba>
 8008996:	f9b3 6000 	ldrsh.w	r6, [r3]
 800899a:	2e00      	cmp	r6, #0
 800899c:	da03      	bge.n	80089a6 <_printf_i+0xd2>
 800899e:	232d      	movs	r3, #45	; 0x2d
 80089a0:	4276      	negs	r6, r6
 80089a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089a6:	485a      	ldr	r0, [pc, #360]	; (8008b10 <_printf_i+0x23c>)
 80089a8:	230a      	movs	r3, #10
 80089aa:	e012      	b.n	80089d2 <_printf_i+0xfe>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	6820      	ldr	r0, [r4, #0]
 80089b0:	1d19      	adds	r1, r3, #4
 80089b2:	6029      	str	r1, [r5, #0]
 80089b4:	0605      	lsls	r5, r0, #24
 80089b6:	d501      	bpl.n	80089bc <_printf_i+0xe8>
 80089b8:	681e      	ldr	r6, [r3, #0]
 80089ba:	e002      	b.n	80089c2 <_printf_i+0xee>
 80089bc:	0641      	lsls	r1, r0, #25
 80089be:	d5fb      	bpl.n	80089b8 <_printf_i+0xe4>
 80089c0:	881e      	ldrh	r6, [r3, #0]
 80089c2:	4853      	ldr	r0, [pc, #332]	; (8008b10 <_printf_i+0x23c>)
 80089c4:	2f6f      	cmp	r7, #111	; 0x6f
 80089c6:	bf0c      	ite	eq
 80089c8:	2308      	moveq	r3, #8
 80089ca:	230a      	movne	r3, #10
 80089cc:	2100      	movs	r1, #0
 80089ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089d2:	6865      	ldr	r5, [r4, #4]
 80089d4:	60a5      	str	r5, [r4, #8]
 80089d6:	2d00      	cmp	r5, #0
 80089d8:	bfa2      	ittt	ge
 80089da:	6821      	ldrge	r1, [r4, #0]
 80089dc:	f021 0104 	bicge.w	r1, r1, #4
 80089e0:	6021      	strge	r1, [r4, #0]
 80089e2:	b90e      	cbnz	r6, 80089e8 <_printf_i+0x114>
 80089e4:	2d00      	cmp	r5, #0
 80089e6:	d04b      	beq.n	8008a80 <_printf_i+0x1ac>
 80089e8:	4615      	mov	r5, r2
 80089ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80089ee:	fb03 6711 	mls	r7, r3, r1, r6
 80089f2:	5dc7      	ldrb	r7, [r0, r7]
 80089f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089f8:	4637      	mov	r7, r6
 80089fa:	42bb      	cmp	r3, r7
 80089fc:	460e      	mov	r6, r1
 80089fe:	d9f4      	bls.n	80089ea <_printf_i+0x116>
 8008a00:	2b08      	cmp	r3, #8
 8008a02:	d10b      	bne.n	8008a1c <_printf_i+0x148>
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	07de      	lsls	r6, r3, #31
 8008a08:	d508      	bpl.n	8008a1c <_printf_i+0x148>
 8008a0a:	6923      	ldr	r3, [r4, #16]
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	4299      	cmp	r1, r3
 8008a10:	bfde      	ittt	le
 8008a12:	2330      	movle	r3, #48	; 0x30
 8008a14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a18:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008a1c:	1b52      	subs	r2, r2, r5
 8008a1e:	6122      	str	r2, [r4, #16]
 8008a20:	f8cd a000 	str.w	sl, [sp]
 8008a24:	464b      	mov	r3, r9
 8008a26:	aa03      	add	r2, sp, #12
 8008a28:	4621      	mov	r1, r4
 8008a2a:	4640      	mov	r0, r8
 8008a2c:	f7ff fee4 	bl	80087f8 <_printf_common>
 8008a30:	3001      	adds	r0, #1
 8008a32:	d14a      	bne.n	8008aca <_printf_i+0x1f6>
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a38:	b004      	add	sp, #16
 8008a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	f043 0320 	orr.w	r3, r3, #32
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	4833      	ldr	r0, [pc, #204]	; (8008b14 <_printf_i+0x240>)
 8008a48:	2778      	movs	r7, #120	; 0x78
 8008a4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	6829      	ldr	r1, [r5, #0]
 8008a52:	061f      	lsls	r7, r3, #24
 8008a54:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a58:	d402      	bmi.n	8008a60 <_printf_i+0x18c>
 8008a5a:	065f      	lsls	r7, r3, #25
 8008a5c:	bf48      	it	mi
 8008a5e:	b2b6      	uxthmi	r6, r6
 8008a60:	07df      	lsls	r7, r3, #31
 8008a62:	bf48      	it	mi
 8008a64:	f043 0320 	orrmi.w	r3, r3, #32
 8008a68:	6029      	str	r1, [r5, #0]
 8008a6a:	bf48      	it	mi
 8008a6c:	6023      	strmi	r3, [r4, #0]
 8008a6e:	b91e      	cbnz	r6, 8008a78 <_printf_i+0x1a4>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	f023 0320 	bic.w	r3, r3, #32
 8008a76:	6023      	str	r3, [r4, #0]
 8008a78:	2310      	movs	r3, #16
 8008a7a:	e7a7      	b.n	80089cc <_printf_i+0xf8>
 8008a7c:	4824      	ldr	r0, [pc, #144]	; (8008b10 <_printf_i+0x23c>)
 8008a7e:	e7e4      	b.n	8008a4a <_printf_i+0x176>
 8008a80:	4615      	mov	r5, r2
 8008a82:	e7bd      	b.n	8008a00 <_printf_i+0x12c>
 8008a84:	682b      	ldr	r3, [r5, #0]
 8008a86:	6826      	ldr	r6, [r4, #0]
 8008a88:	6961      	ldr	r1, [r4, #20]
 8008a8a:	1d18      	adds	r0, r3, #4
 8008a8c:	6028      	str	r0, [r5, #0]
 8008a8e:	0635      	lsls	r5, r6, #24
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	d501      	bpl.n	8008a98 <_printf_i+0x1c4>
 8008a94:	6019      	str	r1, [r3, #0]
 8008a96:	e002      	b.n	8008a9e <_printf_i+0x1ca>
 8008a98:	0670      	lsls	r0, r6, #25
 8008a9a:	d5fb      	bpl.n	8008a94 <_printf_i+0x1c0>
 8008a9c:	8019      	strh	r1, [r3, #0]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	6123      	str	r3, [r4, #16]
 8008aa2:	4615      	mov	r5, r2
 8008aa4:	e7bc      	b.n	8008a20 <_printf_i+0x14c>
 8008aa6:	682b      	ldr	r3, [r5, #0]
 8008aa8:	1d1a      	adds	r2, r3, #4
 8008aaa:	602a      	str	r2, [r5, #0]
 8008aac:	681d      	ldr	r5, [r3, #0]
 8008aae:	6862      	ldr	r2, [r4, #4]
 8008ab0:	2100      	movs	r1, #0
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	f7f7 fbc4 	bl	8000240 <memchr>
 8008ab8:	b108      	cbz	r0, 8008abe <_printf_i+0x1ea>
 8008aba:	1b40      	subs	r0, r0, r5
 8008abc:	6060      	str	r0, [r4, #4]
 8008abe:	6863      	ldr	r3, [r4, #4]
 8008ac0:	6123      	str	r3, [r4, #16]
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ac8:	e7aa      	b.n	8008a20 <_printf_i+0x14c>
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	462a      	mov	r2, r5
 8008ace:	4649      	mov	r1, r9
 8008ad0:	4640      	mov	r0, r8
 8008ad2:	47d0      	blx	sl
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d0ad      	beq.n	8008a34 <_printf_i+0x160>
 8008ad8:	6823      	ldr	r3, [r4, #0]
 8008ada:	079b      	lsls	r3, r3, #30
 8008adc:	d413      	bmi.n	8008b06 <_printf_i+0x232>
 8008ade:	68e0      	ldr	r0, [r4, #12]
 8008ae0:	9b03      	ldr	r3, [sp, #12]
 8008ae2:	4298      	cmp	r0, r3
 8008ae4:	bfb8      	it	lt
 8008ae6:	4618      	movlt	r0, r3
 8008ae8:	e7a6      	b.n	8008a38 <_printf_i+0x164>
 8008aea:	2301      	movs	r3, #1
 8008aec:	4632      	mov	r2, r6
 8008aee:	4649      	mov	r1, r9
 8008af0:	4640      	mov	r0, r8
 8008af2:	47d0      	blx	sl
 8008af4:	3001      	adds	r0, #1
 8008af6:	d09d      	beq.n	8008a34 <_printf_i+0x160>
 8008af8:	3501      	adds	r5, #1
 8008afa:	68e3      	ldr	r3, [r4, #12]
 8008afc:	9903      	ldr	r1, [sp, #12]
 8008afe:	1a5b      	subs	r3, r3, r1
 8008b00:	42ab      	cmp	r3, r5
 8008b02:	dcf2      	bgt.n	8008aea <_printf_i+0x216>
 8008b04:	e7eb      	b.n	8008ade <_printf_i+0x20a>
 8008b06:	2500      	movs	r5, #0
 8008b08:	f104 0619 	add.w	r6, r4, #25
 8008b0c:	e7f5      	b.n	8008afa <_printf_i+0x226>
 8008b0e:	bf00      	nop
 8008b10:	08008fb1 	.word	0x08008fb1
 8008b14:	08008fc2 	.word	0x08008fc2

08008b18 <memmove>:
 8008b18:	4288      	cmp	r0, r1
 8008b1a:	b510      	push	{r4, lr}
 8008b1c:	eb01 0402 	add.w	r4, r1, r2
 8008b20:	d902      	bls.n	8008b28 <memmove+0x10>
 8008b22:	4284      	cmp	r4, r0
 8008b24:	4623      	mov	r3, r4
 8008b26:	d807      	bhi.n	8008b38 <memmove+0x20>
 8008b28:	1e43      	subs	r3, r0, #1
 8008b2a:	42a1      	cmp	r1, r4
 8008b2c:	d008      	beq.n	8008b40 <memmove+0x28>
 8008b2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b36:	e7f8      	b.n	8008b2a <memmove+0x12>
 8008b38:	4402      	add	r2, r0
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	428a      	cmp	r2, r1
 8008b3e:	d100      	bne.n	8008b42 <memmove+0x2a>
 8008b40:	bd10      	pop	{r4, pc}
 8008b42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b4a:	e7f7      	b.n	8008b3c <memmove+0x24>

08008b4c <_sbrk_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d06      	ldr	r5, [pc, #24]	; (8008b68 <_sbrk_r+0x1c>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	602b      	str	r3, [r5, #0]
 8008b58:	f7f8 fb8e 	bl	8001278 <_sbrk>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_sbrk_r+0x1a>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_sbrk_r+0x1a>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	200130b0 	.word	0x200130b0

08008b6c <_realloc_r>:
 8008b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b70:	4680      	mov	r8, r0
 8008b72:	4614      	mov	r4, r2
 8008b74:	460e      	mov	r6, r1
 8008b76:	b921      	cbnz	r1, 8008b82 <_realloc_r+0x16>
 8008b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	f7ff bc57 	b.w	8008430 <_malloc_r>
 8008b82:	b92a      	cbnz	r2, 8008b90 <_realloc_r+0x24>
 8008b84:	f7ff fbe8 	bl	8008358 <_free_r>
 8008b88:	4625      	mov	r5, r4
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b90:	f000 f81b 	bl	8008bca <_malloc_usable_size_r>
 8008b94:	4284      	cmp	r4, r0
 8008b96:	4607      	mov	r7, r0
 8008b98:	d802      	bhi.n	8008ba0 <_realloc_r+0x34>
 8008b9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b9e:	d812      	bhi.n	8008bc6 <_realloc_r+0x5a>
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	4640      	mov	r0, r8
 8008ba4:	f7ff fc44 	bl	8008430 <_malloc_r>
 8008ba8:	4605      	mov	r5, r0
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d0ed      	beq.n	8008b8a <_realloc_r+0x1e>
 8008bae:	42bc      	cmp	r4, r7
 8008bb0:	4622      	mov	r2, r4
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	bf28      	it	cs
 8008bb6:	463a      	movcs	r2, r7
 8008bb8:	f7ff fbc0 	bl	800833c <memcpy>
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	f7ff fbca 	bl	8008358 <_free_r>
 8008bc4:	e7e1      	b.n	8008b8a <_realloc_r+0x1e>
 8008bc6:	4635      	mov	r5, r6
 8008bc8:	e7df      	b.n	8008b8a <_realloc_r+0x1e>

08008bca <_malloc_usable_size_r>:
 8008bca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bce:	1f18      	subs	r0, r3, #4
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	bfbc      	itt	lt
 8008bd4:	580b      	ldrlt	r3, [r1, r0]
 8008bd6:	18c0      	addlt	r0, r0, r3
 8008bd8:	4770      	bx	lr
	...

08008bdc <_init>:
 8008bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bde:	bf00      	nop
 8008be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be2:	bc08      	pop	{r3}
 8008be4:	469e      	mov	lr, r3
 8008be6:	4770      	bx	lr

08008be8 <_fini>:
 8008be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bea:	bf00      	nop
 8008bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bee:	bc08      	pop	{r3}
 8008bf0:	469e      	mov	lr, r3
 8008bf2:	4770      	bx	lr
