<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EV3-OSEK: leJOS_EV3/src/ev3/include/hw/soc_AM1808.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EV3-OSEK
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8ed1dde280f261b41bce9360cd3fdf32.html">leJOS_EV3</a></li><li class="navelem"><a class="el" href="dir_4ec2a68c26dfdc62fc66567ff851cecb.html">src</a></li><li class="navelem"><a class="el" href="dir_f628051c74760437d1b13574f9e26eb0.html">ev3</a></li><li class="navelem"><a class="el" href="dir_d2de9a387174a3ee28d65703d6373168.html">include</a></li><li class="navelem"><a class="el" href="dir_b89df22338bec2042f2df50bf77e391f.html">hw</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">soc_AM1808.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the peripheral information for AM1808 SOC.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="soc___a_m1808_8h__dep__incl.png" border="0" usemap="#le_j_o_s___e_v3_2src_2ev3_2include_2hw_2soc___a_m1808_8hdep" alt=""/></div>
<map name="le_j_o_s___e_v3_2src_2ev3_2include_2hw_2soc___a_m1808_8hdep" id="le_j_o_s___e_v3_2src_2ev3_2include_2hw_2soc___a_m1808_8hdep">
<area shape="rect" id="node2" href="interrupt_8c.html" title="Contains the APIs for configuring AINTC. " alt="" coords="5,95,185,136"/>
<area shape="rect" id="node3" href="syscfg_8c.html" title="This file contains APIs to lock and unlock the System Configuration (SYSCFG) module registers by appr..." alt="" coords="209,95,389,136"/>
<area shape="rect" id="node4" href="i2c_8c.html" title="Function definitions related to I2C communication. " alt="" coords="413,102,583,129"/>
<area shape="rect" id="node5" href="init_8c.html" title="This code is required in order to initialize the leJOS driver including all modules properly..." alt="" coords="607,102,776,129"/>
<area shape="rect" id="node6" href="motor_8c.html" title="Driver implementation to control LEGO servo motors. This file contains function definitions to use mo..." alt="" coords="801,95,969,136"/>
<area shape="rect" id="node7" href="systick_8c.html" title="This header contains function definitions required to manage the tick in milliseconds on the EV3..." alt="" coords="993,102,1187,129"/>
</map>
</div>
</div>
<p><a href="soc___a_m1808_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa82031bdf5e5ebfa8cad977f1ad9a4c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa82031bdf5e5ebfa8cad977f1ad9a4c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aa82031bdf5e5ebfa8cad977f1ad9a4c4">SOC_UPP_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aa82031bdf5e5ebfa8cad977f1ad9a4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UPP instances. <br /></td></tr>
<tr class="separator:aa82031bdf5e5ebfa8cad977f1ad9a4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75137668f671e052b8ea60e0ea52e7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab75137668f671e052b8ea60e0ea52e7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab75137668f671e052b8ea60e0ea52e7f">SOC_HPI_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ab75137668f671e052b8ea60e0ea52e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UHPI instances. <br /></td></tr>
<tr class="separator:ab75137668f671e052b8ea60e0ea52e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721ea924fde30f092d71dc1bf126ba76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a721ea924fde30f092d71dc1bf126ba76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a721ea924fde30f092d71dc1bf126ba76">SOC_MCASP_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a721ea924fde30f092d71dc1bf126ba76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of McASP instances. <br /></td></tr>
<tr class="separator:a721ea924fde30f092d71dc1bf126ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926f9c51e0bcbfc6177610480cd5f01f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a926f9c51e0bcbfc6177610480cd5f01f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a926f9c51e0bcbfc6177610480cd5f01f">SOC_TMR_PER_CNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a926f9c51e0bcbfc6177610480cd5f01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TIMER instances. <br /></td></tr>
<tr class="separator:a926f9c51e0bcbfc6177610480cd5f01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1b274a40c7421cd905a32b4db9433c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e1b274a40c7421cd905a32b4db9433c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a8e1b274a40c7421cd905a32b4db9433c">SOC_PSC_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a8e1b274a40c7421cd905a32b4db9433c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of PSC instances. <br /></td></tr>
<tr class="separator:a8e1b274a40c7421cd905a32b4db9433c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5088c704cd37f26d9f5bcb5a945434"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe5088c704cd37f26d9f5bcb5a945434"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#afe5088c704cd37f26d9f5bcb5a945434">SOC_UART_PER_CNT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:afe5088c704cd37f26d9f5bcb5a945434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UART instances. <br /></td></tr>
<tr class="separator:afe5088c704cd37f26d9f5bcb5a945434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998773d825d7ceae2f09fa478450423b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a998773d825d7ceae2f09fa478450423b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a998773d825d7ceae2f09fa478450423b">SOC_SPI_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a998773d825d7ceae2f09fa478450423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SPI instances. <br /></td></tr>
<tr class="separator:a998773d825d7ceae2f09fa478450423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4de9a0e8c10d8d79a99f8c4304a029f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4de9a0e8c10d8d79a99f8c4304a029f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad4de9a0e8c10d8d79a99f8c4304a029f">SOC_I2C_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ad4de9a0e8c10d8d79a99f8c4304a029f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of I2C instances. <br /></td></tr>
<tr class="separator:ad4de9a0e8c10d8d79a99f8c4304a029f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac33d5eb274780c5caa879d6e80be528"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac33d5eb274780c5caa879d6e80be528"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aac33d5eb274780c5caa879d6e80be528">SOC_PLLC_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:aac33d5eb274780c5caa879d6e80be528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of PLL instances. <br /></td></tr>
<tr class="separator:aac33d5eb274780c5caa879d6e80be528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9918ebadc259327829f1d08eb0fc3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed9918ebadc259327829f1d08eb0fc3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aed9918ebadc259327829f1d08eb0fc3f">SOC_MMCSD_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:aed9918ebadc259327829f1d08eb0fc3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of MMCSD instances. <br /></td></tr>
<tr class="separator:aed9918ebadc259327829f1d08eb0fc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af723ca62940110b2129cb6f7c0dd5eb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af723ca62940110b2129cb6f7c0dd5eb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#af723ca62940110b2129cb6f7c0dd5eb7">SOC_LCDC_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:af723ca62940110b2129cb6f7c0dd5eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of LCDC instances. <br /></td></tr>
<tr class="separator:af723ca62940110b2129cb6f7c0dd5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569893936fdd1f565101fe687febd5a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a569893936fdd1f565101fe687febd5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a569893936fdd1f565101fe687febd5a6">SOC_MCBSP_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a569893936fdd1f565101fe687febd5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Mcbsp instances. <br /></td></tr>
<tr class="separator:a569893936fdd1f565101fe687febd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297b58965a234df23d2dbf03b7d421f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a297b58965a234df23d2dbf03b7d421f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a297b58965a234df23d2dbf03b7d421f2">SOC_EDMA3CC_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a297b58965a234df23d2dbf03b7d421f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EDMA3 CC instances. <br /></td></tr>
<tr class="separator:a297b58965a234df23d2dbf03b7d421f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b73932eb743830101bc1f66e5422073"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b73932eb743830101bc1f66e5422073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a8b73932eb743830101bc1f66e5422073">SOC_EDMA3TC_CNT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a8b73932eb743830101bc1f66e5422073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EDMA3 TC instances. <br /></td></tr>
<tr class="separator:a8b73932eb743830101bc1f66e5422073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d759285bbee0fc8590516f7719a8b0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d759285bbee0fc8590516f7719a8b0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a8d759285bbee0fc8590516f7719a8b0b">SOC_EMIFA_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a8d759285bbee0fc8590516f7719a8b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EMIFA instances. <br /></td></tr>
<tr class="separator:a8d759285bbee0fc8590516f7719a8b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028adeaadf9ea068eef172178ce4ead5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a028adeaadf9ea068eef172178ce4ead5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a028adeaadf9ea068eef172178ce4ead5">SOC_EMIFB_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a028adeaadf9ea068eef172178ce4ead5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EMIFB instances. <br /></td></tr>
<tr class="separator:a028adeaadf9ea068eef172178ce4ead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b0cc522694c789a4df9ba22c8bbd90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85b0cc522694c789a4df9ba22c8bbd90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a85b0cc522694c789a4df9ba22c8bbd90">SOC_EMAC_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a85b0cc522694c789a4df9ba22c8bbd90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EMAC instances. <br /></td></tr>
<tr class="separator:a85b0cc522694c789a4df9ba22c8bbd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a0ec0ac2146ef314ba4c0626833077"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2a0ec0ac2146ef314ba4c0626833077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad2a0ec0ac2146ef314ba4c0626833077">SOC_MDIO_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ad2a0ec0ac2146ef314ba4c0626833077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of MDIO instances. <br /></td></tr>
<tr class="separator:ad2a0ec0ac2146ef314ba4c0626833077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad918b4a94ac0f9b137bd3ea5d3a091fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad918b4a94ac0f9b137bd3ea5d3a091fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad918b4a94ac0f9b137bd3ea5d3a091fd">SOC_EHRPWM_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ad918b4a94ac0f9b137bd3ea5d3a091fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EHRPWM instances. <br /></td></tr>
<tr class="separator:ad918b4a94ac0f9b137bd3ea5d3a091fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f97ebe5e2dbcfe0ca253c686552f3bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f97ebe5e2dbcfe0ca253c686552f3bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6f97ebe5e2dbcfe0ca253c686552f3bd">SOC_ECAP_PER_CNT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a6f97ebe5e2dbcfe0ca253c686552f3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ECAP instances. <br /></td></tr>
<tr class="separator:a6f97ebe5e2dbcfe0ca253c686552f3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aeb98d2af55d6b287a83a7876aa8284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1aeb98d2af55d6b287a83a7876aa8284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a1aeb98d2af55d6b287a83a7876aa8284">SOC_CPGMACSSR_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a1aeb98d2af55d6b287a83a7876aa8284"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CPGMAC instances. <br /></td></tr>
<tr class="separator:a1aeb98d2af55d6b287a83a7876aa8284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3eb0bc3218cecfcc1278012f133cd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb3eb0bc3218cecfcc1278012f133cd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#afb3eb0bc3218cecfcc1278012f133cd9">SOC_CPPI_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:afb3eb0bc3218cecfcc1278012f133cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CPPI instances. <br /></td></tr>
<tr class="separator:afb3eb0bc3218cecfcc1278012f133cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae563fe7fc90cfeb3dc98adab78346b4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae563fe7fc90cfeb3dc98adab78346b4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae563fe7fc90cfeb3dc98adab78346b4d">SOC_USB_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ae563fe7fc90cfeb3dc98adab78346b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of USB instances. <br /></td></tr>
<tr class="separator:ae563fe7fc90cfeb3dc98adab78346b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c402a07905e797061deb40f2b1083e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c402a07905e797061deb40f2b1083e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6c402a07905e797061deb40f2b1083e8">SOC_VPIF_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a6c402a07905e797061deb40f2b1083e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of VPIF instances. <br /></td></tr>
<tr class="separator:a6c402a07905e797061deb40f2b1083e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559a98798afc6d6e8da1fea853bef64e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a559a98798afc6d6e8da1fea853bef64e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a559a98798afc6d6e8da1fea853bef64e">SOC_INTC_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a559a98798afc6d6e8da1fea853bef64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of INTC instances. <br /></td></tr>
<tr class="separator:a559a98798afc6d6e8da1fea853bef64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816539e90e9811a223f1600af2d1eaa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a816539e90e9811a223f1600af2d1eaa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a816539e90e9811a223f1600af2d1eaa5">SOC_AINTC_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a816539e90e9811a223f1600af2d1eaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AINTC instances. <br /></td></tr>
<tr class="separator:a816539e90e9811a223f1600af2d1eaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11e04def84980c85d7bde09da21c932"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad11e04def84980c85d7bde09da21c932"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad11e04def84980c85d7bde09da21c932">SOC_SATA_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ad11e04def84980c85d7bde09da21c932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SATA instances. <br /></td></tr>
<tr class="separator:ad11e04def84980c85d7bde09da21c932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b430b623daaeb71ffa058ddad0c86f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4b430b623daaeb71ffa058ddad0c86f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab4b430b623daaeb71ffa058ddad0c86f">SOC_RTC_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ab4b430b623daaeb71ffa058ddad0c86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of RTC instances. <br /></td></tr>
<tr class="separator:ab4b430b623daaeb71ffa058ddad0c86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12fbd0014a3bb8e13e31593b8476dcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae12fbd0014a3bb8e13e31593b8476dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae12fbd0014a3bb8e13e31593b8476dcd">SOC_GPIO_PER_CNT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ae12fbd0014a3bb8e13e31593b8476dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of GPIO instances. <br /></td></tr>
<tr class="separator:ae12fbd0014a3bb8e13e31593b8476dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d410dc9bd7ee839937f74900bf8f776"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d410dc9bd7ee839937f74900bf8f776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a9d410dc9bd7ee839937f74900bf8f776">SOC_SYSCFG_PER_CNT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a9d410dc9bd7ee839937f74900bf8f776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SYSCFG instances. <br /></td></tr>
<tr class="separator:a9d410dc9bd7ee839937f74900bf8f776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c1ab169b290ce10121b7a122447c4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0c1ab169b290ce10121b7a122447c4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae0c1ab169b290ce10121b7a122447c4f">SOC_HPI</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ae0c1ab169b290ce10121b7a122447c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of UHPI instances. <br /></td></tr>
<tr class="separator:ae0c1ab169b290ce10121b7a122447c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2204729bc81a8f89b68547049bad9048"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2204729bc81a8f89b68547049bad9048"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a2204729bc81a8f89b68547049bad9048">SOC_MCASP_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a2204729bc81a8f89b68547049bad9048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of McASP instances. <br /></td></tr>
<tr class="separator:a2204729bc81a8f89b68547049bad9048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9175f3883e33e781e1b2636755d3f459"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9175f3883e33e781e1b2636755d3f459"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a9175f3883e33e781e1b2636755d3f459">SOC_EDMA3CC_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a9175f3883e33e781e1b2636755d3f459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of EDMA CC instances. <br /></td></tr>
<tr class="separator:a9175f3883e33e781e1b2636755d3f459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c683a3a9e14932c2eecdbb117e9897"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c683a3a9e14932c2eecdbb117e9897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3CC_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a01c683a3a9e14932c2eecdbb117e9897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61db5c1bbaaff2ec2e30c80ecf1b6f63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61db5c1bbaaff2ec2e30c80ecf1b6f63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a61db5c1bbaaff2ec2e30c80ecf1b6f63">SOC_EDMA3TC_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a61db5c1bbaaff2ec2e30c80ecf1b6f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of EDMA TC instances. <br /></td></tr>
<tr class="separator:a61db5c1bbaaff2ec2e30c80ecf1b6f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9314a9a3aaae0c527ba7cffa947dc60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9314a9a3aaae0c527ba7cffa947dc60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3TC_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa9314a9a3aaae0c527ba7cffa947dc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c544652b7942c0b9b674b1ab4668b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9c544652b7942c0b9b674b1ab4668b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab9c544652b7942c0b9b674b1ab4668b5">SOC_TMR_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ab9c544652b7942c0b9b674b1ab4668b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of Timer 64 instances. <br /></td></tr>
<tr class="separator:ab9c544652b7942c0b9b674b1ab4668b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45e32cbf66b2f9fd2262fd7cee3f790"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae45e32cbf66b2f9fd2262fd7cee3f790"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_TMR_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ae45e32cbf66b2f9fd2262fd7cee3f790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8b4c33a9693ce65794f97464f3f5db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb8b4c33a9693ce65794f97464f3f5db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_TMR_2</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:adb8b4c33a9693ce65794f97464f3f5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311e0cea49254a46a04c98fc4cd214b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a311e0cea49254a46a04c98fc4cd214b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_TMR_3</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a311e0cea49254a46a04c98fc4cd214b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d87fb21d379858357a805abaad520f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d87fb21d379858357a805abaad520f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6d87fb21d379858357a805abaad520f3">SOC_PSC_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a6d87fb21d379858357a805abaad520f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of PSC instances. <br /></td></tr>
<tr class="separator:a6d87fb21d379858357a805abaad520f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c59142f6033e4d679140c5207499485"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c59142f6033e4d679140c5207499485"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_PSC_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a1c59142f6033e4d679140c5207499485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8ac992842dc417aad42b478d4759a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e8ac992842dc417aad42b478d4759a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a0e8ac992842dc417aad42b478d4759a3">SOC_UART_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a0e8ac992842dc417aad42b478d4759a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of UART instances. <br /></td></tr>
<tr class="separator:a0e8ac992842dc417aad42b478d4759a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c909d06213d42563197412f0975e5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60c909d06213d42563197412f0975e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_UART_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a60c909d06213d42563197412f0975e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a19b2b7a7afae4edd70407258b6a6de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a19b2b7a7afae4edd70407258b6a6de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_UART_2</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a1a19b2b7a7afae4edd70407258b6a6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b26215435c356691a2364a3c048a1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45b26215435c356691a2364a3c048a1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a45b26215435c356691a2364a3c048a1e">SOC_SPI_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a45b26215435c356691a2364a3c048a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of SPI instances. <br /></td></tr>
<tr class="separator:a45b26215435c356691a2364a3c048a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc5dc0b60fe49379d9da97932a0ca86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dc5dc0b60fe49379d9da97932a0ca86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_SPI_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a6dc5dc0b60fe49379d9da97932a0ca86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e779133a9b38d02ab139eef52e0eedd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e779133a9b38d02ab139eef52e0eedd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a4e779133a9b38d02ab139eef52e0eedd">SOC_I2C_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a4e779133a9b38d02ab139eef52e0eedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of I2C instances. <br /></td></tr>
<tr class="separator:a4e779133a9b38d02ab139eef52e0eedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a935df6a56c6402699c63a9a5cf746"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7a935df6a56c6402699c63a9a5cf746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_I2C_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ae7a935df6a56c6402699c63a9a5cf746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb57fc85ed045ee85aac89f7b8aedff2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb57fc85ed045ee85aac89f7b8aedff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#acb57fc85ed045ee85aac89f7b8aedff2">SOC_MMCSD_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:acb57fc85ed045ee85aac89f7b8aedff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of MMCSD instances. <br /></td></tr>
<tr class="separator:acb57fc85ed045ee85aac89f7b8aedff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182a9f59521a9ff5c6ba135d8ea8c0e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a182a9f59521a9ff5c6ba135d8ea8c0e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MMCSD_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a182a9f59521a9ff5c6ba135d8ea8c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393effe0fe50cc71f15104ab3d22b612"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a393effe0fe50cc71f15104ab3d22b612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a393effe0fe50cc71f15104ab3d22b612">SOC_LCDC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a393effe0fe50cc71f15104ab3d22b612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of LCDC instances. <br /></td></tr>
<tr class="separator:a393effe0fe50cc71f15104ab3d22b612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b31aad2f444783db5d814a59beeb20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1b31aad2f444783db5d814a59beeb20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad1b31aad2f444783db5d814a59beeb20">SOC_PLLC_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ad1b31aad2f444783db5d814a59beeb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instance number of PLL controller. <br /></td></tr>
<tr class="separator:ad1b31aad2f444783db5d814a59beeb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1031756b65efd9585298ae033b3d1ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1031756b65efd9585298ae033b3d1ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_PLLC_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:af1031756b65efd9585298ae033b3d1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4de36526d9d082408bb2400fdf173c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4de36526d9d082408bb2400fdf173c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae4de36526d9d082408bb2400fdf173c4">SOC_EMIFA</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ae4de36526d9d082408bb2400fdf173c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of EMIFA instances. <br /></td></tr>
<tr class="separator:ae4de36526d9d082408bb2400fdf173c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cefef474b576577ac4cce40ba8d5d16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cefef474b576577ac4cce40ba8d5d16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a0cefef474b576577ac4cce40ba8d5d16">SOC_EMAC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a0cefef474b576577ac4cce40ba8d5d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of EMAC instances. <br /></td></tr>
<tr class="separator:a0cefef474b576577ac4cce40ba8d5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eedfd4b8197bc0b101601067b985925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7eedfd4b8197bc0b101601067b985925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a7eedfd4b8197bc0b101601067b985925">SOC_MDIO</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a7eedfd4b8197bc0b101601067b985925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of MDIO instances. <br /></td></tr>
<tr class="separator:a7eedfd4b8197bc0b101601067b985925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc743e6922ce9d816bd5b2f4a203e0b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc743e6922ce9d816bd5b2f4a203e0b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#abc743e6922ce9d816bd5b2f4a203e0b9">SOC_EHRPWM_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:abc743e6922ce9d816bd5b2f4a203e0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of EHRPWM instances. <br /></td></tr>
<tr class="separator:abc743e6922ce9d816bd5b2f4a203e0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525a4e400701b6adbb9aa50185bb1d14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a525a4e400701b6adbb9aa50185bb1d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EHRPWM_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a525a4e400701b6adbb9aa50185bb1d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a788ad3ea2d4a545185db0f76e49cb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a788ad3ea2d4a545185db0f76e49cb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a2a788ad3ea2d4a545185db0f76e49cb1">SOC_ECAP_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a2a788ad3ea2d4a545185db0f76e49cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of ECAP instances. <br /></td></tr>
<tr class="separator:a2a788ad3ea2d4a545185db0f76e49cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e35e5e44e200567f8754383f8ff8388"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e35e5e44e200567f8754383f8ff8388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_ECAP_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a2e35e5e44e200567f8754383f8ff8388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c98d615e1708d2032790f9f721d4337"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c98d615e1708d2032790f9f721d4337"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_ECAP_2</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a0c98d615e1708d2032790f9f721d4337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390110ecc9181b837a1882ac5dc9504e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390110ecc9181b837a1882ac5dc9504e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a390110ecc9181b837a1882ac5dc9504e">SOC_USB_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a390110ecc9181b837a1882ac5dc9504e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of USB instances. <br /></td></tr>
<tr class="separator:a390110ecc9181b837a1882ac5dc9504e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4335c42c58fabf233bac3ebf22ea0ea7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4335c42c58fabf233bac3ebf22ea0ea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_USB_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a4335c42c58fabf233bac3ebf22ea0ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2d73b2b9b51c36664c5895f28a0b00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea2d73b2b9b51c36664c5895f28a0b00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aea2d73b2b9b51c36664c5895f28a0b00">SOC_PRUCORE_0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:aea2d73b2b9b51c36664c5895f28a0b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of PRU CORE instances. <br /></td></tr>
<tr class="separator:aea2d73b2b9b51c36664c5895f28a0b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18267a9dd0985c51d8c2b773ba37e57b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18267a9dd0985c51d8c2b773ba37e57b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_PRUCORE_1</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a18267a9dd0985c51d8c2b773ba37e57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50327b73374a92a2f29c8c22f0f09eb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50327b73374a92a2f29c8c22f0f09eb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a50327b73374a92a2f29c8c22f0f09eb9">SOC_PRUINTC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a50327b73374a92a2f29c8c22f0f09eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of PRUINTC instances. <br /></td></tr>
<tr class="separator:a50327b73374a92a2f29c8c22f0f09eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad873c51bab6a08de847b1f7cdc062296"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad873c51bab6a08de847b1f7cdc062296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad873c51bab6a08de847b1f7cdc062296">SOC_VPIF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ad873c51bab6a08de847b1f7cdc062296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instances of VPIF instances. <br /></td></tr>
<tr class="separator:ad873c51bab6a08de847b1f7cdc062296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b2f1bee191e08c58e6c06e8e2478d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14b2f1bee191e08c58e6c06e8e2478d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a14b2f1bee191e08c58e6c06e8e2478d6">SOC_INTC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a14b2f1bee191e08c58e6c06e8e2478d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of INTC instances. <br /></td></tr>
<tr class="separator:a14b2f1bee191e08c58e6c06e8e2478d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9e9eef7240916f7e1272b47f668f5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a9e9eef7240916f7e1272b47f668f5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a9a9e9eef7240916f7e1272b47f668f5a">SOC_AINTC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a9a9e9eef7240916f7e1272b47f668f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of AINTC instances. <br /></td></tr>
<tr class="separator:a9a9e9eef7240916f7e1272b47f668f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021906cbdc3fb45af3f469b00c17c9e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a021906cbdc3fb45af3f469b00c17c9e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a021906cbdc3fb45af3f469b00c17c9e1">SOC_RTC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a021906cbdc3fb45af3f469b00c17c9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of RTC instances. <br /></td></tr>
<tr class="separator:a021906cbdc3fb45af3f469b00c17c9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f91319591e0e406a0c0e3fd697920f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36f91319591e0e406a0c0e3fd697920f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a36f91319591e0e406a0c0e3fd697920f">SOC_GPIO</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a36f91319591e0e406a0c0e3fd697920f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of GPIO instances. <br /></td></tr>
<tr class="separator:a36f91319591e0e406a0c0e3fd697920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdf25762aafd3536b0b7b824c503e92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bdf25762aafd3536b0b7b824c503e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5bdf25762aafd3536b0b7b824c503e92">SOC_GPIO_NUM_PINS</a>&#160;&#160;&#160;(144)</td></tr>
<tr class="memdesc:a5bdf25762aafd3536b0b7b824c503e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO pin and bank information. <br /></td></tr>
<tr class="separator:a5bdf25762aafd3536b0b7b824c503e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4fac7d1af1b272482cac176077500b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa4fac7d1af1b272482cac176077500b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_GPIO_NUM_BANKS</b>&#160;&#160;&#160;((<a class="el" href="soc___a_m1808_8h.html#a5bdf25762aafd3536b0b7b824c503e92">SOC_GPIO_NUM_PINS</a> + 15)/16)</td></tr>
<tr class="separator:afa4fac7d1af1b272482cac176077500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c9b8c80a3abf99459aff30cd3ba3b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65c9b8c80a3abf99459aff30cd3ba3b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a65c9b8c80a3abf99459aff30cd3ba3b3">SOC_ECTL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a65c9b8c80a3abf99459aff30cd3ba3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of ECTL instances. <br /></td></tr>
<tr class="separator:a65c9b8c80a3abf99459aff30cd3ba3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7293e9a597703e7668b6d67fe0d9c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c7293e9a597703e7668b6d67fe0d9c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6c7293e9a597703e7668b6d67fe0d9c9">SOC_SYSCFG</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a6c7293e9a597703e7668b6d67fe0d9c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Instance of SYSCFG instances. <br /></td></tr>
<tr class="separator:a6c7293e9a597703e7668b6d67fe0d9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc349e11ddd3fa76d94ebba1405753b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc349e11ddd3fa76d94ebba1405753b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#adc349e11ddd3fa76d94ebba1405753b6">SOC_INTC_0_REGS</a>&#160;&#160;&#160;(0x01800000)</td></tr>
<tr class="memdesc:adc349e11ddd3fa76d94ebba1405753b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of INTC memory mapped registers. <br /></td></tr>
<tr class="separator:adc349e11ddd3fa76d94ebba1405753b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b00c3d4a54f38630ed11aa5876a45c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b00c3d4a54f38630ed11aa5876a45c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a4b00c3d4a54f38630ed11aa5876a45c0">SOC_PWRDWN_PDC_REGS</a>&#160;&#160;&#160;(0x01810000)</td></tr>
<tr class="memdesc:a4b00c3d4a54f38630ed11aa5876a45c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PDC memory mapped registers. <br /></td></tr>
<tr class="separator:a4b00c3d4a54f38630ed11aa5876a45c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd25141ff1e6a7afe07d19bc3a5dddf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdd25141ff1e6a7afe07d19bc3a5dddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#abdd25141ff1e6a7afe07d19bc3a5dddf">SOC_SYS_0_SECURITY_ID_REGS</a>&#160;&#160;&#160;(0x01811000)</td></tr>
<tr class="memdesc:abdd25141ff1e6a7afe07d19bc3a5dddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SYS - Security ID register. <br /></td></tr>
<tr class="separator:abdd25141ff1e6a7afe07d19bc3a5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b26df3fce129a55768aa3237f7c1244"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b26df3fce129a55768aa3237f7c1244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a4b26df3fce129a55768aa3237f7c1244">SOC_SYS_0_REV_ID_REGS</a>&#160;&#160;&#160;(0x01812000)</td></tr>
<tr class="memdesc:a4b26df3fce129a55768aa3237f7c1244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SYS - Revision ID register. <br /></td></tr>
<tr class="separator:a4b26df3fce129a55768aa3237f7c1244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1153cb8401592d10deabb8e5170adcd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a1153cb8401592d10deabb8e5170adcd9">SOC_IDMA_0_REGS</a>&#160;&#160;&#160;(0x01820000)</td></tr>
<tr class="separator:a1153cb8401592d10deabb8e5170adcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7b1a178bba2ba22928463712fec832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a3f7b1a178bba2ba22928463712fec832">SOC_EMC_0_REGS</a>&#160;&#160;&#160;(0x01820000)</td></tr>
<tr class="separator:a3f7b1a178bba2ba22928463712fec832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd33acad3d15821fed2c55978edf1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a3cd33acad3d15821fed2c55978edf1b7">SOC_CACHE_0_REGS</a>&#160;&#160;&#160;(0x01840000)</td></tr>
<tr class="separator:a3cd33acad3d15821fed2c55978edf1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353fab3b14c8d24f598ea09cc6330665"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a353fab3b14c8d24f598ea09cc6330665"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a353fab3b14c8d24f598ea09cc6330665">SOC_EDMA30CC_0_REGS</a>&#160;&#160;&#160;(0x01C00000)</td></tr>
<tr class="memdesc:a353fab3b14c8d24f598ea09cc6330665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Channel controller memory mapped registers. <br /></td></tr>
<tr class="separator:a353fab3b14c8d24f598ea09cc6330665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924064e7ab3c0ef9005caa0adce19319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a924064e7ab3c0ef9005caa0adce19319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a924064e7ab3c0ef9005caa0adce19319">SOC_EDMA30TC_0_REGS</a>&#160;&#160;&#160;(0x01C08000)</td></tr>
<tr class="memdesc:a924064e7ab3c0ef9005caa0adce19319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Transfer controller memory mapped registers. <br /></td></tr>
<tr class="separator:a924064e7ab3c0ef9005caa0adce19319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3726a8c94c6a816967e31d94d74bb4a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3726a8c94c6a816967e31d94d74bb4a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA30TC_1_REGS</b>&#160;&#160;&#160;(0x01C08400)</td></tr>
<tr class="separator:a3726a8c94c6a816967e31d94d74bb4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a6f520cd4b63cc5adf85112c123afc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9a6f520cd4b63cc5adf85112c123afc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab9a6f520cd4b63cc5adf85112c123afc">SOC_PSC_0_REGS</a>&#160;&#160;&#160;(0x01C10000)</td></tr>
<tr class="memdesc:ab9a6f520cd4b63cc5adf85112c123afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PSC memory mapped registers. <br /></td></tr>
<tr class="separator:ab9a6f520cd4b63cc5adf85112c123afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56431aff5cd3e2912ae63df369310f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac56431aff5cd3e2912ae63df369310f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ac56431aff5cd3e2912ae63df369310f0">SOC_PLLC_0_REGS</a>&#160;&#160;&#160;(0x01C11000)</td></tr>
<tr class="memdesc:ac56431aff5cd3e2912ae63df369310f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL controller instance o module address. <br /></td></tr>
<tr class="separator:ac56431aff5cd3e2912ae63df369310f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb0aa716e4aa3fb5f0815e12649c7fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeb0aa716e4aa3fb5f0815e12649c7fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#adeb0aa716e4aa3fb5f0815e12649c7fc">SOC_SYSCFG_0_REGS</a>&#160;&#160;&#160;(0x01C14000)</td></tr>
<tr class="memdesc:adeb0aa716e4aa3fb5f0815e12649c7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of DEV memory mapped registers. <br /></td></tr>
<tr class="separator:adeb0aa716e4aa3fb5f0815e12649c7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86cf129c063743489d054bb25eeaf36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae86cf129c063743489d054bb25eeaf36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae86cf129c063743489d054bb25eeaf36">SOC_TMR_0_REGS</a>&#160;&#160;&#160;(0x01C20000)</td></tr>
<tr class="memdesc:ae86cf129c063743489d054bb25eeaf36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TIMER memory mapped registers. <br /></td></tr>
<tr class="separator:ae86cf129c063743489d054bb25eeaf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe2a944e89c6f2a9f8d6d0e94707c56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfe2a944e89c6f2a9f8d6d0e94707c56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_TMR_1_REGS</b>&#160;&#160;&#160;(0x01C21000)</td></tr>
<tr class="separator:abfe2a944e89c6f2a9f8d6d0e94707c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcd81957f2ffb116befffebda8147cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dcd81957f2ffb116befffebda8147cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a3dcd81957f2ffb116befffebda8147cc">SOC_I2C_0_REGS</a>&#160;&#160;&#160;(0x01C22000)</td></tr>
<tr class="memdesc:a3dcd81957f2ffb116befffebda8147cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C memory mapped registers. <br /></td></tr>
<tr class="separator:a3dcd81957f2ffb116befffebda8147cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931449a060122762b4371b396da65898"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a931449a060122762b4371b396da65898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a931449a060122762b4371b396da65898">SOC_RTC_0_REGS</a>&#160;&#160;&#160;(0x01C23000)</td></tr>
<tr class="memdesc:a931449a060122762b4371b396da65898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of RTC memory. <br /></td></tr>
<tr class="separator:a931449a060122762b4371b396da65898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2159f362de77cbd178e23b5362244900"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2159f362de77cbd178e23b5362244900"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a2159f362de77cbd178e23b5362244900">SOC_MMCSD_0_REGS</a>&#160;&#160;&#160;(0x01C40000)</td></tr>
<tr class="memdesc:a2159f362de77cbd178e23b5362244900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MMCSD memory mapped registers. <br /></td></tr>
<tr class="separator:a2159f362de77cbd178e23b5362244900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfaf0eecec3c4819dc191b9f4ff4fdbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfaf0eecec3c4819dc191b9f4ff4fdbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#abfaf0eecec3c4819dc191b9f4ff4fdbb">SOC_SPI_0_REGS</a>&#160;&#160;&#160;(0x01C41000)</td></tr>
<tr class="memdesc:abfaf0eecec3c4819dc191b9f4ff4fdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI memory mapped registers. <br /></td></tr>
<tr class="separator:abfaf0eecec3c4819dc191b9f4ff4fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa430a71cea5953eaf1c55fa2c6925dee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa430a71cea5953eaf1c55fa2c6925dee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aa430a71cea5953eaf1c55fa2c6925dee">SOC_UART_0_REGS</a>&#160;&#160;&#160;(0x01C42000)</td></tr>
<tr class="memdesc:aa430a71cea5953eaf1c55fa2c6925dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of UART memory mapped registers. <br /></td></tr>
<tr class="separator:aa430a71cea5953eaf1c55fa2c6925dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b73d5b24ba602d3cb8ed9032545603"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29b73d5b24ba602d3cb8ed9032545603"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a29b73d5b24ba602d3cb8ed9032545603">SOC_MCASP_0_CTRL_REGS</a>&#160;&#160;&#160;(0x01D00000)</td></tr>
<tr class="memdesc:a29b73d5b24ba602d3cb8ed9032545603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McASP memory mapped registers. <br /></td></tr>
<tr class="separator:a29b73d5b24ba602d3cb8ed9032545603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49399c9c75806634155987613fb3abb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49399c9c75806634155987613fb3abb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCASP_0_FIFO_REGS</b>&#160;&#160;&#160;(0x01D01000)</td></tr>
<tr class="separator:a49399c9c75806634155987613fb3abb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8284e7a77c3179097484a510ff06c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa8284e7a77c3179097484a510ff06c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCASP_0_DATA_REGS</b>&#160;&#160;&#160;(0x01D02000)</td></tr>
<tr class="separator:aaa8284e7a77c3179097484a510ff06c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd83a4229fa091d2797393c377ca5644"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd83a4229fa091d2797393c377ca5644"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#afd83a4229fa091d2797393c377ca5644">SOC_UART_1_REGS</a>&#160;&#160;&#160;(0x01D0C000)</td></tr>
<tr class="memdesc:afd83a4229fa091d2797393c377ca5644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of UART memory mapped registers. <br /></td></tr>
<tr class="separator:afd83a4229fa091d2797393c377ca5644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33661ff66328e4be79cc5dc8e403cfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab33661ff66328e4be79cc5dc8e403cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_UART_2_REGS</b>&#160;&#160;&#160;(0x01D0D000)</td></tr>
<tr class="separator:ab33661ff66328e4be79cc5dc8e403cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea9a56822593b46b5a04d6268c62e54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ea9a56822593b46b5a04d6268c62e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5ea9a56822593b46b5a04d6268c62e54">SOC_MCBSP_0_CTRL_REGS</a>&#160;&#160;&#160;(0x01D10000)</td></tr>
<tr class="memdesc:a5ea9a56822593b46b5a04d6268c62e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McBSP memory mapped registers. <br /></td></tr>
<tr class="separator:a5ea9a56822593b46b5a04d6268c62e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fdc505571d1085af8b424ab77eea5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a628fdc505571d1085af8b424ab77eea5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCBSP_0_FIFO_REGS</b>&#160;&#160;&#160;(0x01D10800)</td></tr>
<tr class="separator:a628fdc505571d1085af8b424ab77eea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfbd2f059e1d22be0e3b219719bcd2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cfbd2f059e1d22be0e3b219719bcd2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCBSP_0_DATA_REGS</b>&#160;&#160;&#160;(0x01F10000)</td></tr>
<tr class="separator:a0cfbd2f059e1d22be0e3b219719bcd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288366223db820aded7608abe1d4aeec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a288366223db820aded7608abe1d4aeec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a288366223db820aded7608abe1d4aeec">SOC_MCBSP_1_CTRL_REGS</a>&#160;&#160;&#160;(0x01D11000)</td></tr>
<tr class="memdesc:a288366223db820aded7608abe1d4aeec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McASP memory mapped registers. <br /></td></tr>
<tr class="separator:a288366223db820aded7608abe1d4aeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918d0e8ff4a9622bceed74055dfd1c90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a918d0e8ff4a9622bceed74055dfd1c90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCBSP_1_FIFO_REGS</b>&#160;&#160;&#160;(0x01D11800)</td></tr>
<tr class="separator:a918d0e8ff4a9622bceed74055dfd1c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc94755bf6f416468d9d42610cc00ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbc94755bf6f416468d9d42610cc00ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCBSP_1_DATA_REGS</b>&#160;&#160;&#160;(0x01F11000)</td></tr>
<tr class="separator:afbc94755bf6f416468d9d42610cc00ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004483c0c976c132bebb0588186abd70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a004483c0c976c132bebb0588186abd70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MPU_0_REGS</b>&#160;&#160;&#160;(0x01E14000)</td></tr>
<tr class="separator:a004483c0c976c132bebb0588186abd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24c44d63dd71f90aa8e4fb90bbf965c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24c44d63dd71f90aa8e4fb90bbf965c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MPU_1_REGS</b>&#160;&#160;&#160;(0x01E15000)</td></tr>
<tr class="separator:ae24c44d63dd71f90aa8e4fb90bbf965c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa91ffa16fbd56be09deeeebaac4938a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa91ffa16fbd56be09deeeebaac4938a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aaa91ffa16fbd56be09deeeebaac4938a">SOC_USB_0_REGS</a>&#160;&#160;&#160;(0x01E00000)</td></tr>
<tr class="memdesc:aaa91ffa16fbd56be09deeeebaac4938a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USB memory. <br /></td></tr>
<tr class="separator:aaa91ffa16fbd56be09deeeebaac4938a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0174965d725978fa28521df955f034d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0174965d725978fa28521df955f034d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_USB_1_REGS</b>&#160;&#160;&#160;(0x01E25000)</td></tr>
<tr class="separator:a0174965d725978fa28521df955f034d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef156c7e69e3630ace75e60d5921fb26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef156c7e69e3630ace75e60d5921fb26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aef156c7e69e3630ace75e60d5921fb26">SOC_HPI_0_REGS</a>&#160;&#160;&#160;(0x01E10000)</td></tr>
<tr class="memdesc:aef156c7e69e3630ace75e60d5921fb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of HPI memory mapped registers. <br /></td></tr>
<tr class="separator:aef156c7e69e3630ace75e60d5921fb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852ffda402faf6f163d225e95268fb00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a852ffda402faf6f163d225e95268fb00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a852ffda402faf6f163d225e95268fb00">SOC_LCDC_0_REGS</a>&#160;&#160;&#160;(0x01E13000)</td></tr>
<tr class="memdesc:a852ffda402faf6f163d225e95268fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of LCDC memory mapped registers. <br /></td></tr>
<tr class="separator:a852ffda402faf6f163d225e95268fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf06516f85d4ce493d31cb386b84ced"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cf06516f85d4ce493d31cb386b84ced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a8cf06516f85d4ce493d31cb386b84ced">SOC_UPP_0_REGS</a>&#160;&#160;&#160;(0x01E16000)</td></tr>
<tr class="memdesc:a8cf06516f85d4ce493d31cb386b84ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of UPP memory mapped registers. <br /></td></tr>
<tr class="separator:a8cf06516f85d4ce493d31cb386b84ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eb1cead1e4f216a2d6198360801f2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67eb1cead1e4f216a2d6198360801f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a67eb1cead1e4f216a2d6198360801f2a">SOC_VPIF_0_REGS</a>&#160;&#160;&#160;(0x01E17000)</td></tr>
<tr class="memdesc:a67eb1cead1e4f216a2d6198360801f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of VPIF memory mapped registers. <br /></td></tr>
<tr class="separator:a67eb1cead1e4f216a2d6198360801f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35e8130e14f9ea62217da90fab9140d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa35e8130e14f9ea62217da90fab9140d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aa35e8130e14f9ea62217da90fab9140d">SOC_SATA_0_REGS</a>&#160;&#160;&#160;(0x01E18000)</td></tr>
<tr class="memdesc:aa35e8130e14f9ea62217da90fab9140d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SATA memory mapped registers. <br /></td></tr>
<tr class="separator:aa35e8130e14f9ea62217da90fab9140d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff4a3b219cff19343e9b1af17b3dc1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ff4a3b219cff19343e9b1af17b3dc1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5ff4a3b219cff19343e9b1af17b3dc1c">SOC_PLLC_1_REGS</a>&#160;&#160;&#160;(0X01E1A000)</td></tr>
<tr class="memdesc:a5ff4a3b219cff19343e9b1af17b3dc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL controller instance 1 module address. <br /></td></tr>
<tr class="separator:a5ff4a3b219cff19343e9b1af17b3dc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b966a5dd1555a416af64dd2816098c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7b966a5dd1555a416af64dd2816098c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ac7b966a5dd1555a416af64dd2816098c">SOC_MMCSD_1_REGS</a>&#160;&#160;&#160;(0x01E1B000)</td></tr>
<tr class="memdesc:ac7b966a5dd1555a416af64dd2816098c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MMCSD memory mapped registers. <br /></td></tr>
<tr class="separator:ac7b966a5dd1555a416af64dd2816098c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87676bdd9383860e88580597ae889b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac87676bdd9383860e88580597ae889b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ac87676bdd9383860e88580597ae889b2">SOC_EMAC_DSC_CTRL_MOD_RAM</a>&#160;&#160;&#160;(0x01E20000)</td></tr>
<tr class="memdesc:ac87676bdd9383860e88580597ae889b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMAC memory. <br /></td></tr>
<tr class="separator:ac87676bdd9383860e88580597ae889b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef5d79a3b8182cb031718c2a41e7b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ef5d79a3b8182cb031718c2a41e7b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EMAC_DSC_CTRL_MOD_REG</b>&#160;&#160;&#160;(0x01E22000)</td></tr>
<tr class="separator:a2ef5d79a3b8182cb031718c2a41e7b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ace4803a6b7f026c6611c1ae29ddc76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ace4803a6b7f026c6611c1ae29ddc76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EMAC_DSC_CONTROL_REG</b>&#160;&#160;&#160;(0x01E23000)</td></tr>
<tr class="separator:a6ace4803a6b7f026c6611c1ae29ddc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad970dc9f64ef510885b9f02dcb231995"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad970dc9f64ef510885b9f02dcb231995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MDIO_0_REGS</b>&#160;&#160;&#160;(0x01E24000)</td></tr>
<tr class="separator:ad970dc9f64ef510885b9f02dcb231995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccb7acb9213b77323fe37a2f77860b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ccb7acb9213b77323fe37a2f77860b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a9ccb7acb9213b77323fe37a2f77860b4">SOC_PRUCORE_0_REGS</a>&#160;&#160;&#160;(0x01C37000)</td></tr>
<tr class="memdesc:a9ccb7acb9213b77323fe37a2f77860b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PRU Core Regsiters. <br /></td></tr>
<tr class="separator:a9ccb7acb9213b77323fe37a2f77860b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d4184947953269a01f925850bab41b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81d4184947953269a01f925850bab41b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_PRUCORE_1_REGS</b>&#160;&#160;&#160;(0x01C37800)</td></tr>
<tr class="separator:a81d4184947953269a01f925850bab41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9e9d0bbc8930801d3d1fab4ec97092"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d9e9d0bbc8930801d3d1fab4ec97092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a3d9e9d0bbc8930801d3d1fab4ec97092">SOC_PRUINTC_0_REGS</a>&#160;&#160;&#160;(0x01C34000)</td></tr>
<tr class="memdesc:a3d9e9d0bbc8930801d3d1fab4ec97092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PRU Interrupt Controller Registers. <br /></td></tr>
<tr class="separator:a3d9e9d0bbc8930801d3d1fab4ec97092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fac0632523a99fa09f0af9d4d926ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30fac0632523a99fa09f0af9d4d926ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a30fac0632523a99fa09f0af9d4d926ba">SOC_USB_0_BASE</a>&#160;&#160;&#160;(0x01E00400)</td></tr>
<tr class="memdesc:a30fac0632523a99fa09f0af9d4d926ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MUSB memmory mapped Registers. <br /></td></tr>
<tr class="separator:a30fac0632523a99fa09f0af9d4d926ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6118ce8bc3cd9c9e520ac009504defd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6118ce8bc3cd9c9e520ac009504defd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6118ce8bc3cd9c9e520ac009504defd1">SOC_USB_0_OTG_BASE</a>&#160;&#160;&#160;(0x01E00000)</td></tr>
<tr class="memdesc:a6118ce8bc3cd9c9e520ac009504defd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of OTG memmory mapped Registers. <br /></td></tr>
<tr class="separator:a6118ce8bc3cd9c9e520ac009504defd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240e458fff57649e5bdeb9bd42b44fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a240e458fff57649e5bdeb9bd42b44fb5">SOC_USB_0_PHY_REGS</a>&#160;&#160;&#160;(0x01C14184)</td></tr>
<tr class="separator:a240e458fff57649e5bdeb9bd42b44fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee61347c9497c7152e364bd8878872d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adee61347c9497c7152e364bd8878872d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#adee61347c9497c7152e364bd8878872d">SOC_GPIO_0_REGS</a>&#160;&#160;&#160;(0x01E26000)</td></tr>
<tr class="memdesc:adee61347c9497c7152e364bd8878872d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIO memory mapped registers. <br /></td></tr>
<tr class="separator:adee61347c9497c7152e364bd8878872d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ec70babae2017d5e6a9f9e82129c86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4ec70babae2017d5e6a9f9e82129c86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad4ec70babae2017d5e6a9f9e82129c86">SOC_PSC_1_REGS</a>&#160;&#160;&#160;(0x01E27000)</td></tr>
<tr class="memdesc:ad4ec70babae2017d5e6a9f9e82129c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PSC memory mapped registers. <br /></td></tr>
<tr class="separator:ad4ec70babae2017d5e6a9f9e82129c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7bc86ef132b7dfd0544f1d9fc9be88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b7bc86ef132b7dfd0544f1d9fc9be88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6b7bc86ef132b7dfd0544f1d9fc9be88">SOC_I2C_1_REGS</a>&#160;&#160;&#160;(0x01E28000)</td></tr>
<tr class="memdesc:a6b7bc86ef132b7dfd0544f1d9fc9be88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C memory mapped registers. <br /></td></tr>
<tr class="separator:a6b7bc86ef132b7dfd0544f1d9fc9be88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ec3acc59df720cb8819a28576bfcc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95ec3acc59df720cb8819a28576bfcc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a95ec3acc59df720cb8819a28576bfcc3">SOC_SYSCFG_1_REGS</a>&#160;&#160;&#160;(0x01E2C000)</td></tr>
<tr class="memdesc:a95ec3acc59df720cb8819a28576bfcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of syscfg registers. <br /></td></tr>
<tr class="separator:a95ec3acc59df720cb8819a28576bfcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77884b04f87e6cfaf943a1f46609b511"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77884b04f87e6cfaf943a1f46609b511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a77884b04f87e6cfaf943a1f46609b511">SOC_EDMA31CC_0_REGS</a>&#160;&#160;&#160;(0x01E30000)</td></tr>
<tr class="memdesc:a77884b04f87e6cfaf943a1f46609b511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Channel controller memory mapped registers. <br /></td></tr>
<tr class="separator:a77884b04f87e6cfaf943a1f46609b511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1577ef912d3532b599f6b9040e4f91f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1577ef912d3532b599f6b9040e4f91f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab1577ef912d3532b599f6b9040e4f91f">SOC_EDMA31TC_0_REGS</a>&#160;&#160;&#160;(0x01E38000)</td></tr>
<tr class="memdesc:ab1577ef912d3532b599f6b9040e4f91f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Transfer controller memory mapped registers. <br /></td></tr>
<tr class="separator:ab1577ef912d3532b599f6b9040e4f91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe6bce9eda054f3c676cdef53b085e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fe6bce9eda054f3c676cdef53b085e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6fe6bce9eda054f3c676cdef53b085e1">SOC_EHRPWM_0_REGS</a>&#160;&#160;&#160;(0x01F00000)</td></tr>
<tr class="memdesc:a6fe6bce9eda054f3c676cdef53b085e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EPWM memory mapped registers. <br /></td></tr>
<tr class="separator:a6fe6bce9eda054f3c676cdef53b085e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31df6b7b8053c9c8e92942b402b61949"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31df6b7b8053c9c8e92942b402b61949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EHRPWM_1_REGS</b>&#160;&#160;&#160;(0x01F02000)</td></tr>
<tr class="separator:a31df6b7b8053c9c8e92942b402b61949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58616b92aeee016545a511033d4beb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af58616b92aeee016545a511033d4beb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#af58616b92aeee016545a511033d4beb2">SOC_HRPWM_0_REGS</a>&#160;&#160;&#160;(0x01F01000)</td></tr>
<tr class="memdesc:af58616b92aeee016545a511033d4beb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EPWM memory mapped registers. <br /></td></tr>
<tr class="separator:af58616b92aeee016545a511033d4beb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9393d3c27c5de86cd1aa124cf75bd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b9393d3c27c5de86cd1aa124cf75bd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_HRPWM_1_REGS</b>&#160;&#160;&#160;(0x01F03000)</td></tr>
<tr class="separator:a4b9393d3c27c5de86cd1aa124cf75bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f46f2e542927c542bf28b2ef741a9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84f46f2e542927c542bf28b2ef741a9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a84f46f2e542927c542bf28b2ef741a9c">SOC_ECAP_0_REGS</a>&#160;&#160;&#160;(0x01F06000)</td></tr>
<tr class="memdesc:a84f46f2e542927c542bf28b2ef741a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of ECAP memory mapped registers. <br /></td></tr>
<tr class="separator:a84f46f2e542927c542bf28b2ef741a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec4d40eabe9b02ef3b33f1abc316dbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeec4d40eabe9b02ef3b33f1abc316dbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_ECAP_1_REGS</b>&#160;&#160;&#160;(0x01F07000)</td></tr>
<tr class="separator:aeec4d40eabe9b02ef3b33f1abc316dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c3e44ef6b58d097ff57ada865f4402"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75c3e44ef6b58d097ff57ada865f4402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_ECAP_2_REGS</b>&#160;&#160;&#160;(0x01F08000)</td></tr>
<tr class="separator:a75c3e44ef6b58d097ff57ada865f4402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0fa72e50c1ec2dbbdc15e95ab4e4a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d0fa72e50c1ec2dbbdc15e95ab4e4a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5d0fa72e50c1ec2dbbdc15e95ab4e4a1">SOC_TMR_2_REGS</a>&#160;&#160;&#160;(0x01F0C000)</td></tr>
<tr class="memdesc:a5d0fa72e50c1ec2dbbdc15e95ab4e4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TIMER memory mapped registers. <br /></td></tr>
<tr class="separator:a5d0fa72e50c1ec2dbbdc15e95ab4e4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b21a48028146cc77277cf45e32252de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b21a48028146cc77277cf45e32252de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_TMR_3_REGS</b>&#160;&#160;&#160;(0x01F0D000)</td></tr>
<tr class="separator:a9b21a48028146cc77277cf45e32252de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7438d15a6134c2bb315a8016d6179b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7438d15a6134c2bb315a8016d6179b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae7438d15a6134c2bb315a8016d6179b0">SOC_SPI_1_REGS</a>&#160;&#160;&#160;(0x01F0E000)</td></tr>
<tr class="memdesc:ae7438d15a6134c2bb315a8016d6179b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI memory mapped registers. <br /></td></tr>
<tr class="separator:ae7438d15a6134c2bb315a8016d6179b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8adb5b3c1aa38d891a228f27df14953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8adb5b3c1aa38d891a228f27df14953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aa8adb5b3c1aa38d891a228f27df14953">SOC_EMIFA_0_REGS</a>&#160;&#160;&#160;(0x68000000)</td></tr>
<tr class="memdesc:aa8adb5b3c1aa38d891a228f27df14953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA memory mapped registers. <br /></td></tr>
<tr class="separator:aa8adb5b3c1aa38d891a228f27df14953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5629cde81dde9f2df845265e31d43370"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5629cde81dde9f2df845265e31d43370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5629cde81dde9f2df845265e31d43370">SOC_EMIFA_CS0_ADDR</a>&#160;&#160;&#160;(0x40000000)</td></tr>
<tr class="memdesc:a5629cde81dde9f2df845265e31d43370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA_CS0 memory. <br /></td></tr>
<tr class="separator:a5629cde81dde9f2df845265e31d43370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddce53cb6d9c22c111d174d14dda1c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ddce53cb6d9c22c111d174d14dda1c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a5ddce53cb6d9c22c111d174d14dda1c1">SOC_EMIFA_CS2_ADDR</a>&#160;&#160;&#160;(0x60000000)</td></tr>
<tr class="memdesc:a5ddce53cb6d9c22c111d174d14dda1c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA_CS2 memory. <br /></td></tr>
<tr class="separator:a5ddce53cb6d9c22c111d174d14dda1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1204dffaf4877506cd894b8986fad0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b1204dffaf4877506cd894b8986fad0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a0b1204dffaf4877506cd894b8986fad0">SOC_EMIFA_CS3_ADDR</a>&#160;&#160;&#160;(0x62000000)</td></tr>
<tr class="memdesc:a0b1204dffaf4877506cd894b8986fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA_CS3 memory. <br /></td></tr>
<tr class="separator:a0b1204dffaf4877506cd894b8986fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f35ff69a03fe1d636cbdd7bd43a440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3f35ff69a03fe1d636cbdd7bd43a440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae3f35ff69a03fe1d636cbdd7bd43a440">SOC_EMIFA_CS4_ADDR</a>&#160;&#160;&#160;(0x64000000)</td></tr>
<tr class="memdesc:ae3f35ff69a03fe1d636cbdd7bd43a440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA_CS4 memory. <br /></td></tr>
<tr class="separator:ae3f35ff69a03fe1d636cbdd7bd43a440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778adedd28ab0e634c12412a89815823"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a778adedd28ab0e634c12412a89815823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a778adedd28ab0e634c12412a89815823">SOC_EMIFA_CS5_ADDR</a>&#160;&#160;&#160;(0x66000000)</td></tr>
<tr class="memdesc:a778adedd28ab0e634c12412a89815823"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EMIFA_CS5 memory. <br /></td></tr>
<tr class="separator:a778adedd28ab0e634c12412a89815823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d9b15d891cfc2eead14ae319889971"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42d9b15d891cfc2eead14ae319889971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a42d9b15d891cfc2eead14ae319889971">SOC_DDR2_0_CTRL_REGS</a>&#160;&#160;&#160;(0xB0000000)</td></tr>
<tr class="memdesc:a42d9b15d891cfc2eead14ae319889971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of DDR memory mapped registers. <br /></td></tr>
<tr class="separator:a42d9b15d891cfc2eead14ae319889971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63de273c4234f6cf1133450623ae6cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa63de273c4234f6cf1133450623ae6cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DDR2_0_DATA_REGS</b>&#160;&#160;&#160;(0xC0000000)</td></tr>
<tr class="separator:aa63de273c4234f6cf1133450623ae6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6761dac758a64cadfd4ea75d923082c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6761dac758a64cadfd4ea75d923082c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ac6761dac758a64cadfd4ea75d923082c">SOC_AINTC_0_REGS</a>&#160;&#160;&#160;(0xFFFEE000)</td></tr>
<tr class="memdesc:ac6761dac758a64cadfd4ea75d923082c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of AINTC memory mapped registers. <br /></td></tr>
<tr class="separator:ac6761dac758a64cadfd4ea75d923082c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff90724ad9a826ab6a656a5225a7a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeff90724ad9a826ab6a656a5225a7a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aeff90724ad9a826ab6a656a5225a7a52">SOC_MEMPROT_L2_REGS</a>&#160;&#160;&#160;(0x00800000)</td></tr>
<tr class="memdesc:aeff90724ad9a826ab6a656a5225a7a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of UMC Memory protection registers. <br /></td></tr>
<tr class="separator:aeff90724ad9a826ab6a656a5225a7a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa487b7d58a811c8a0d83dcd21bed0745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa487b7d58a811c8a0d83dcd21bed0745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aa487b7d58a811c8a0d83dcd21bed0745">SOC_MEMPROT_L1P_REGS</a>&#160;&#160;&#160;(0x00E00000)</td></tr>
<tr class="memdesc:aa487b7d58a811c8a0d83dcd21bed0745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PMC memory Protection registers. <br /></td></tr>
<tr class="separator:aa487b7d58a811c8a0d83dcd21bed0745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0819f0f250ff20baf6a1cdffea96c20e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0819f0f250ff20baf6a1cdffea96c20e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a0819f0f250ff20baf6a1cdffea96c20e">SOC_MEMPROT_L1D_REGS</a>&#160;&#160;&#160;(0x00F00000)</td></tr>
<tr class="memdesc:a0819f0f250ff20baf6a1cdffea96c20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of DMC memory protection registers. <br /></td></tr>
<tr class="separator:a0819f0f250ff20baf6a1cdffea96c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9faf3192cf36ca9c25ab850ba98859b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_CHA_CNT</b></td></tr>
<tr class="separator:ad9faf3192cf36ca9c25ab850ba98859b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28f82316771bc885a571988ba545c9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad28f82316771bc885a571988ba545c9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_BASE</b>&#160;&#160;&#160;SOC_EDMA3_NUM_DMACH         /* QDMA Channel Base */</td></tr>
<tr class="separator:ad28f82316771bc885a571988ba545c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba113a8818d545887437fdf469ab3e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba113a8818d545887437fdf469ab3e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_0</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 0)   /* QDMA Channel 0 */</td></tr>
<tr class="separator:aba113a8818d545887437fdf469ab3e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253d7d69afbf64389cb21c763ba4472c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a253d7d69afbf64389cb21c763ba4472c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_1</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 1)   /* QDMA Channel 1 */</td></tr>
<tr class="separator:a253d7d69afbf64389cb21c763ba4472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e57d9075bf1c6784d45cb9a2502c8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3e57d9075bf1c6784d45cb9a2502c8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_2</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 2)   /* QDMA Channel 2 */</td></tr>
<tr class="separator:aa3e57d9075bf1c6784d45cb9a2502c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53af27afb82c7458fadae7dd7327c378"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53af27afb82c7458fadae7dd7327c378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_3</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 3)   /* QDMA Channel 3 */</td></tr>
<tr class="separator:a53af27afb82c7458fadae7dd7327c378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284778dbf538b89ffc84d36de5195694"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a284778dbf538b89ffc84d36de5195694"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_4</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 4)   /* QDMA Channel 4 */</td></tr>
<tr class="separator:a284778dbf538b89ffc84d36de5195694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84633502c590212e103f3cfc58b9ec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab84633502c590212e103f3cfc58b9ec4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_5</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 5)   /* QDMA Channel 5 */</td></tr>
<tr class="separator:ab84633502c590212e103f3cfc58b9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bbcab8f057e36034de732b7aac682e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3bbcab8f057e36034de732b7aac682e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_6</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 6)   /* QDMA Channel 6 */</td></tr>
<tr class="separator:af3bbcab8f057e36034de732b7aac682e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbb91611bef52965ca75728dd987d26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fbb91611bef52965ca75728dd987d26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QCHA_7</b>&#160;&#160;&#160;(SOC_EDMA3_QCHA_BASE + 7)   /* QDMA Channel 7 */</td></tr>
<tr class="separator:a3fbb91611bef52965ca75728dd987d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0899efd65a6aabf129263acaa5e4e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a0899efd65a6aabf129263acaa5e4e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMACC_ANY</b>&#160;&#160;&#160;-1 /* Any instance of EDMACC module*/</td></tr>
<tr class="separator:a0a0899efd65a6aabf129263acaa5e4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada57de40f9a15c228beaff8a296a1232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada57de40f9a15c228beaff8a296a1232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMACC_0</b>&#160;&#160;&#160;0 /* EDMACC Instance 0            */</td></tr>
<tr class="separator:ada57de40f9a15c228beaff8a296a1232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3a5def6e5ee989c88d83bb9d666f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a3a5def6e5ee989c88d83bb9d666f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QUE_0</b>&#160;&#160;&#160;0 /* Queue 0                     */</td></tr>
<tr class="separator:a7a3a5def6e5ee989c88d83bb9d666f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad195ef49bdb08e327eadb9e995bc4fb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad195ef49bdb08e327eadb9e995bc4fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_QUE_1</b>&#160;&#160;&#160;1 /* Queue 1                     */</td></tr>
<tr class="separator:ad195ef49bdb08e327eadb9e995bc4fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce18b148aa884880b7506c261d975ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ce18b148aa884880b7506c261d975ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMATC_ANY</b>&#160;&#160;&#160;-1 /* Any instance of EDMATC                */</td></tr>
<tr class="separator:a4ce18b148aa884880b7506c261d975ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa252fba3a9fd69b5095032e5a00ea187"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa252fba3a9fd69b5095032e5a00ea187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMATC_0</b>&#160;&#160;&#160;0  /* EDMATC Instance 0                     */</td></tr>
<tr class="separator:aa252fba3a9fd69b5095032e5a00ea187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac5e6a00f5f256cead589ac2b6c4b10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ac5e6a00f5f256cead589ac2b6c4b10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMATC_1</b>&#160;&#160;&#160;1  /* EDMATC Instance 1                     */</td></tr>
<tr class="separator:a6ac5e6a00f5f256cead589ac2b6c4b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7d4472594e79bfe0d01ea6cd8c5fe5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac7d4472594e79bfe0d01ea6cd8c5fe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_REGION_GLOBAL</b>&#160;&#160;&#160;(-1)</td></tr>
<tr class="separator:aac7d4472594e79bfe0d01ea6cd8c5fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc989de8d979b438a3fe10973e4371b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fc989de8d979b438a3fe10973e4371b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_REGION_0</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4fc989de8d979b438a3fe10973e4371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61e3389ceaafb764933cc732431b660"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac61e3389ceaafb764933cc732431b660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_REGION_1</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac61e3389ceaafb764933cc732431b660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07bcab0df16c4c886687bbed05422699"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07bcab0df16c4c886687bbed05422699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_REGION_2</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a07bcab0df16c4c886687bbed05422699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba44dff383ec1ce445dd169f7255376"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acba44dff383ec1ce445dd169f7255376"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EDMA3_REGION_3</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:acba44dff383ec1ce445dd169f7255376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f57f16e64397e1014aa6ea4abe6086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ae7f57f16e64397e1014aa6ea4abe6086">SOC_DAT_QCHA_0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ae7f57f16e64397e1014aa6ea4abe6086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Generic Channel instances.  <a href="#ae7f57f16e64397e1014aa6ea4abe6086">More...</a><br /></td></tr>
<tr class="separator:ae7f57f16e64397e1014aa6ea4abe6086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671fa2a0a3854afee14d4356b592a553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a671fa2a0a3854afee14d4356b592a553">SOC_DAT_QCHA_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a671fa2a0a3854afee14d4356b592a553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a1f448b9a3d81ef2b2c86ba47002be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a76a1f448b9a3d81ef2b2c86ba47002be">SOC_DAT_QCHA_2</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a76a1f448b9a3d81ef2b2c86ba47002be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92063275248e5ba99159d846d2b6a4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a92063275248e5ba99159d846d2b6a4c3">SOC_DAT_QCHA_3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a92063275248e5ba99159d846d2b6a4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab389a50dca3d77cf91efaa7d6e052634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ab389a50dca3d77cf91efaa7d6e052634">SOC_DAT_QCHA_4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ab389a50dca3d77cf91efaa7d6e052634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef15680dcdcc2007b960ccf2bbfe623b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#aef15680dcdcc2007b960ccf2bbfe623b">SOC_DAT_QCHA_5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aef15680dcdcc2007b960ccf2bbfe623b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ebdcae97950e9e28e5873d360deb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a37ebdcae97950e9e28e5873d360deb81">SOC_DAT_QCHA_6</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a37ebdcae97950e9e28e5873d360deb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f3b86b3b4cc78963bc65e26ad70b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a39f3b86b3b4cc78963bc65e26ad70b7f">SOC_DAT_QCHA_7</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39f3b86b3b4cc78963bc65e26ad70b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f2e6c6f09782216c115a7ba53b37a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ad3f2e6c6f09782216c115a7ba53b37a9">SOC_DAT_PRI_DEFAULT</a>&#160;&#160;&#160;0 /* Queue 0 is default          */</td></tr>
<tr class="memdesc:ad3f2e6c6f09782216c115a7ba53b37a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerations for EDMA Event Queues.  <a href="#ad3f2e6c6f09782216c115a7ba53b37a9">More...</a><br /></td></tr>
<tr class="separator:ad3f2e6c6f09782216c115a7ba53b37a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113f823b850c2dcd2a20b37e80331527"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a113f823b850c2dcd2a20b37e80331527"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_PRI_0</b>&#160;&#160;&#160;0 /* Queue 0                     */</td></tr>
<tr class="separator:a113f823b850c2dcd2a20b37e80331527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d886401a90a61d1d28ab8b92f0cfaf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d886401a90a61d1d28ab8b92f0cfaf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_PRI_1</b>&#160;&#160;&#160;1 /* Queue 1                     */</td></tr>
<tr class="separator:a8d886401a90a61d1d28ab8b92f0cfaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcbd2d1c28954d0ad5d6f4b34f409a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#adbcbd2d1c28954d0ad5d6f4b34f409a7">SOC_DAT_REGION_GLOBAL</a>&#160;&#160;&#160;(-1)       /* Global Region        */</td></tr>
<tr class="memdesc:adbcbd2d1c28954d0ad5d6f4b34f409a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for EDMA Regions.  <a href="#adbcbd2d1c28954d0ad5d6f4b34f409a7">More...</a><br /></td></tr>
<tr class="separator:adbcbd2d1c28954d0ad5d6f4b34f409a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16898108a532eda1187346ecb5bf4da4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16898108a532eda1187346ecb5bf4da4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_REGION_0</b>&#160;&#160;&#160;0         /* EDMA Region 0        */</td></tr>
<tr class="separator:a16898108a532eda1187346ecb5bf4da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc99e591ac94f96a4ab6f0a8634621dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc99e591ac94f96a4ab6f0a8634621dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_REGION_1</b>&#160;&#160;&#160;1         /* EDMA Region 1        */</td></tr>
<tr class="separator:acc99e591ac94f96a4ab6f0a8634621dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950990483e8e47a7d8991876d9159ada"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a950990483e8e47a7d8991876d9159ada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_REGION_2</b>&#160;&#160;&#160;2         /* EDMA Region 2        */</td></tr>
<tr class="separator:a950990483e8e47a7d8991876d9159ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274512288e9b59f9cbcaac108bf1fae6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a274512288e9b59f9cbcaac108bf1fae6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_DAT_REGION_3</b>&#160;&#160;&#160;3         /* EDMA Region 3        */</td></tr>
<tr class="separator:a274512288e9b59f9cbcaac108bf1fae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d87ac6e25887dc2b9b90121eb8f7681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a1d87ac6e25887dc2b9b90121eb8f7681">SOC_SYSCLK_1_FREQ</a>&#160;&#160;&#160;(300000000)</td></tr>
<tr class="memdesc:a1d87ac6e25887dc2b9b90121eb8f7681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for peripheral frequencies.  <a href="#a1d87ac6e25887dc2b9b90121eb8f7681">More...</a><br /></td></tr>
<tr class="separator:a1d87ac6e25887dc2b9b90121eb8f7681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9a10741d7b3dc7cd732dd5ad67de2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc9a10741d7b3dc7cd732dd5ad67de2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_SYSCLK_2_FREQ</b>&#160;&#160;&#160;(<a class="el" href="soc___a_m1808_8h.html#a1d87ac6e25887dc2b9b90121eb8f7681">SOC_SYSCLK_1_FREQ</a>/2)</td></tr>
<tr class="separator:abc9a10741d7b3dc7cd732dd5ad67de2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef33ce274917b42e4064a7b57e60007"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afef33ce274917b42e4064a7b57e60007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_SYSCLK_3_FREQ</b>&#160;&#160;&#160;(<a class="el" href="soc___a_m1808_8h.html#a1d87ac6e25887dc2b9b90121eb8f7681">SOC_SYSCLK_1_FREQ</a>/3)</td></tr>
<tr class="separator:afef33ce274917b42e4064a7b57e60007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf7de6234bf08ee3e95d41234b2ae5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbf7de6234bf08ee3e95d41234b2ae5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_SYSCLK_4_FREQ</b>&#160;&#160;&#160;(<a class="el" href="soc___a_m1808_8h.html#a1d87ac6e25887dc2b9b90121eb8f7681">SOC_SYSCLK_1_FREQ</a>/4)</td></tr>
<tr class="separator:afbf7de6234bf08ee3e95d41234b2ae5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6c867e53d46c4c9fb0c7cc8c7cb27b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe6c867e53d46c4c9fb0c7cc8c7cb27b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_ASYNC_2_FREQ</b>&#160;&#160;&#160;(24000000)</td></tr>
<tr class="separator:abe6c867e53d46c4c9fb0c7cc8c7cb27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520a9a62696245cd9bb75603bf97c1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a520a9a62696245cd9bb75603bf97c1e7">SOC_I2C_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_ASYNC_2_FREQ)</td></tr>
<tr class="separator:a520a9a62696245cd9bb75603bf97c1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd2fdf099bec7e655175700dfc6e27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50cd2fdf099bec7e655175700dfc6e27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_I2C_1_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_4_FREQ)</td></tr>
<tr class="separator:a50cd2fdf099bec7e655175700dfc6e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e8e465d9dbbd05b38e50973ef6f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a64e8e465d9dbbd05b38e50973ef6f930">SOC_MCBSP_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a64e8e465d9dbbd05b38e50973ef6f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4789ee6c1238afbe9cbdce5ca7356efd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4789ee6c1238afbe9cbdce5ca7356efd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_MCBSP_1_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a4789ee6c1238afbe9cbdce5ca7356efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc8dc9c311594fec466ea212319759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a6dc8dc9c311594fec466ea212319759c">SOC_LCDC_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a6dc8dc9c311594fec466ea212319759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231ed79b115703bcd4ff2aaf28aa2716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a231ed79b115703bcd4ff2aaf28aa2716">SOC_SPI_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a231ed79b115703bcd4ff2aaf28aa2716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226a28dec275a11e9f6d51202da544f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a226a28dec275a11e9f6d51202da544f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_SPI_1_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a226a28dec275a11e9f6d51202da544f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f2ea24b1b89ff5a8784b9c383ca444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#a86f2ea24b1b89ff5a8784b9c383ca444">SOC_UART_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a86f2ea24b1b89ff5a8784b9c383ca444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd928f51539f4f4e3b3af44a1bbccd29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd928f51539f4f4e3b3af44a1bbccd29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_UART_1_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:acd928f51539f4f4e3b3af44a1bbccd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1bbd158880325fd6a06391ad8e38ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe1bbd158880325fd6a06391ad8e38ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_UART_2_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:afe1bbd158880325fd6a06391ad8e38ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9586228fb659d2f9bfd19e466205f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="soc___a_m1808_8h.html#ada9586228fb659d2f9bfd19e466205f2">SOC_EHRPWM_0_MODULE_FREQ</a>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:ada9586228fb659d2f9bfd19e466205f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44eacea5c988c97eb3e6d794e697f9b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44eacea5c988c97eb3e6d794e697f9b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_EHRPWM_1_MODULE_FREQ</b>&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td></tr>
<tr class="separator:a44eacea5c988c97eb3e6d794e697f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the peripheral information for AM1808 SOC. </p>
<p>============================================================================</p>
<hr/>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a3cd33acad3d15821fed2c55978edf1b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_CACHE_0_REGS&#160;&#160;&#160;(0x01840000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>#brief Cache Module memory mapped address </p>

</div>
</div>
<a class="anchor" id="ad3f2e6c6f09782216c115a7ba53b37a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_PRI_DEFAULT&#160;&#160;&#160;0 /* Queue 0 is default          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerations for EDMA Event Queues. </p>
<p>There are two Event Queues. Q0 is the highest priority and Q1 is the least priority </p>

</div>
</div>
<a class="anchor" id="ae7f57f16e64397e1014aa6ea4abe6086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Generic Channel instances. </p>
<p>Enumerations for EDMA channels</p>
<p>There are 8 QDMA channels -QDMA Channel 0 </p>

</div>
</div>
<a class="anchor" id="a671fa2a0a3854afee14d4356b592a553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 1 </p>

</div>
</div>
<a class="anchor" id="a76a1f448b9a3d81ef2b2c86ba47002be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 2 </p>

</div>
</div>
<a class="anchor" id="a92063275248e5ba99159d846d2b6a4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 3 </p>

</div>
</div>
<a class="anchor" id="ab389a50dca3d77cf91efaa7d6e052634"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 4 </p>

</div>
</div>
<a class="anchor" id="aef15680dcdcc2007b960ccf2bbfe623b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 5 </p>

</div>
</div>
<a class="anchor" id="a37ebdcae97950e9e28e5873d360deb81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_6&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 6 </p>

</div>
</div>
<a class="anchor" id="a39f3b86b3b4cc78963bc65e26ad70b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_QCHA_7&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDMA Channel 7 </p>

</div>
</div>
<a class="anchor" id="adbcbd2d1c28954d0ad5d6f4b34f409a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DAT_REGION_GLOBAL&#160;&#160;&#160;(-1)       /* Global Region        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for EDMA Regions. </p>

</div>
</div>
<a class="anchor" id="ad9faf3192cf36ca9c25ab850ba98859b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA3_CHA_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(SOC_EDMA3_NUM_DMACH + \</div>
<div class="line">                                             SOC_EDMA3_NUM_QDMACH)</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ada9586228fb659d2f9bfd19e466205f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EHRPWM_0_MODULE_FREQ&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EHRPWM </p>

</div>
</div>
<a class="anchor" id="a3f7b1a178bba2ba22928463712fec832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EMC_0_REGS&#160;&#160;&#160;(0x01820000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>#brief EMC Module memory mapped address </p>

</div>
</div>
<a class="anchor" id="a520a9a62696245cd9bb75603bf97c1e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_I2C_0_MODULE_FREQ&#160;&#160;&#160;(SOC_ASYNC_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C </p>

</div>
</div>
<a class="anchor" id="a1153cb8401592d10deabb8e5170adcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_IDMA_0_REGS&#160;&#160;&#160;(0x01820000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>#brief IDMA Module memory mapped address </p>

</div>
</div>
<a class="anchor" id="a6dc8dc9c311594fec466ea212319759c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_LCDC_0_MODULE_FREQ&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCDC </p>

</div>
</div>
<a class="anchor" id="a64e8e465d9dbbd05b38e50973ef6f930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_MCBSP_0_MODULE_FREQ&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCBSP </p>

</div>
</div>
<a class="anchor" id="a231ed79b115703bcd4ff2aaf28aa2716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_SPI_0_MODULE_FREQ&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI </p>

</div>
</div>
<a class="anchor" id="a1d87ac6e25887dc2b9b90121eb8f7681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_SYSCLK_1_FREQ&#160;&#160;&#160;(300000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for peripheral frequencies. </p>

</div>
</div>
<a class="anchor" id="a86f2ea24b1b89ff5a8784b9c383ca444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_UART_0_MODULE_FREQ&#160;&#160;&#160;(SOC_SYSCLK_2_FREQ)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART </p>

</div>
</div>
<a class="anchor" id="a240e458fff57649e5bdeb9bd42b44fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_USB_0_PHY_REGS&#160;&#160;&#160;(0x01C14184)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>*brief USB 0 Phy regsister( CFGCHIP2 register) address </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
