Analysis & Synthesis report for main
Wed May 03 10:40:27 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "MUX_4X1_3BIT:rfa3_mux"
 10. Port Connectivity Checks: "MAWB:mawb_pipeline_register"
 11. Port Connectivity Checks: "MUX_8X1_16BIT:alu2b_hazard_mux"
 12. Port Connectivity Checks: "MUX_4x1_16BIT:alu2b_pipeline_mux"
 13. Port Connectivity Checks: "MUX_8X1_16BIT:alu2a_hazard_mux"
 14. Port Connectivity Checks: "MUX_8X1_16BIT:pcmux"
 15. Port Connectivity Checks: "alu1:alu_1"
 16. Port Connectivity Checks: "register_file:rf"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 10:40:27 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; processor          ; main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; hazard_1.vhdl                    ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl      ;         ;
; MUX4to1.vhdl                     ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl       ;         ;
; MUX_8X1_16BIT.vhdl               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl ;         ;
; MUX_8X1_4BIT.VHDL                ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL  ;         ;
; MUX_8X1_1bit.vhdl                ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl  ;         ;
; MUX_4X1_16BIT.VHDL               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL ;         ;
; MUX_4X1_4BIT.vhdl                ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl  ;         ;
; Register_file.vhdl               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl ;         ;
; pipeline_regs.vhdl               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl ;         ;
; MUX_2x1_16Bit.vhdl               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl ;         ;
; MUX_2x1_4bit.vhdl                ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl  ;         ;
; MUX _2X1_1Bit.vhdl               ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl ;         ;
; se10.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl          ;         ;
; se7.vhdl                         ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl           ;         ;
; memsplit.vhdl                    ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl      ;         ;
; instrmem.vhdl                    ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl      ;         ;
; datamem.vhdl                     ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl       ;         ;
; compblock.vhdl                   ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl     ;         ;
; Gates.vhdl                       ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl         ;         ;
; alu1.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl          ;         ;
; alu2.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl          ;         ;
; alu3.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl          ;         ;
; main.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl          ;         ;
; alu4.vhdl                        ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl          ;         ;
; MUX_2x1_3bit.vhdl                ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_3bit.vhdl  ;         ;
; MUX_4x1_3bit.vhd                 ; yes             ; User VHDL File  ; C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4x1_3bit.vhd   ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |processor                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |processor          ; processor   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Port Connectivity Checks: "MUX_4X1_3BIT:rfa3_mux" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; i3   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAWB:mawb_pipeline_register"                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; d_5_0_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_8_0_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_7_0_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem1_d_out[15..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu1_c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf_d1_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf_d2_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flags_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MUX_8X1_16BIT:alu2b_hazard_mux" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MUX_4x1_16BIT:alu2b_pipeline_mux" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; i3[15..2] ; Input ; Info     ; Stuck at GND                  ;
; i3[1]     ; Input ; Info     ; Stuck at VCC                  ;
; i3[0]     ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MUX_8X1_16BIT:alu2a_hazard_mux" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i7   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX_8X1_16BIT:pcmux" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; i7   ; Input ; Info     ; Stuck at GND          ;
; i6   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------+
; Port Connectivity Checks: "alu1:alu_1"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[15..1] ; Input ; Info     ; Stuck at GND ;
; b[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "register_file:rf" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; pc_w ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 03 10:40:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_risc -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hazard_1.vhdl
    Info (12022): Found design unit 1: hazard_EX-hazardous File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 15
    Info (12023): Found entity 1: hazard_EX File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhdl
    Info (12022): Found design unit 1: MUX_4_1-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl Line: 10
    Info (12023): Found entity 1: MUX_4_1 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_8X1_16BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl Line: 12
    Info (12023): Found entity 1: MUX_8X1_16BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_8X1_4BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL Line: 11
    Info (12023): Found entity 1: MUX_8X1_4BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_1bit.vhdl
    Info (12022): Found design unit 1: MUX_8X1-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl Line: 11
    Info (12023): Found entity 1: MUX_8x1 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_4x1_16BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL Line: 11
    Info (12023): Found entity 1: MUX_4x1_16BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_4X1_4BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl Line: 11
    Info (12023): Found entity 1: MUX_4X1_4BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhdl
    Info (12022): Found design unit 1: register_file-behav File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl Line: 17
    Info (12023): Found entity 1: register_file File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl Line: 5
Info (12021): Found 10 design units, including 5 entities, in source file pipeline_regs.vhdl
    Info (12022): Found design unit 1: IFID-simple File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 17
    Info (12022): Found design unit 2: IDRR-simple File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 59
    Info (12022): Found design unit 3: RREX-simple File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 118
    Info (12022): Found design unit 4: EXMA-simple File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 224
    Info (12022): Found design unit 5: MAWB-simple File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 290
    Info (12023): Found entity 1: IFID File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 10
    Info (12023): Found entity 2: IDRR File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 39
    Info (12023): Found entity 3: RREX File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 93
    Info (12023): Found entity 4: EXMA File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 203
    Info (12023): Found entity 5: MAWB File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 268
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_2X1_16BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl Line: 11
    Info (12023): Found entity 1: MUX_2x1_16BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_2X1_4BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl Line: 11
    Info (12023): Found entity 1: MUX_2X1_4BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux _2x1_1bit.vhdl
    Info (12022): Found design unit 1: MUX_2_1-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl Line: 12
    Info (12023): Found entity 1: MUX_2_1 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhdl
    Info (12022): Found design unit 1: se10-bhv File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl Line: 10
    Info (12023): Found entity 1: se10 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhdl
    Info (12022): Found design unit 1: se7-bhv File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl Line: 10
    Info (12023): Found entity 1: se7 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memsplit.vhdl
    Info (12022): Found design unit 1: memsplit-bhv File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl Line: 16
    Info (12023): Found entity 1: memsplit File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instrmem.vhdl
    Info (12022): Found design unit 1: instrmem-behav File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl Line: 12
    Info (12023): Found entity 1: instrmem File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhdl
    Info (12022): Found design unit 1: datamem-behav File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl Line: 13
    Info (12023): Found entity 1: datamem File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file compblock.vhdl
    Info (12022): Found design unit 1: compblock-bhv File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl Line: 10
    Info (12023): Found entity 1: compblock File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl Line: 4
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 106
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 128
    Info (12023): Found entity 1: INVERTER File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 79
    Info (12023): Found entity 5: NOR_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 90
    Info (12023): Found entity 6: XOR_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 102
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 113
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl Line: 124
Info (12021): Found 2 design units, including 1 entities, in source file alu1.vhdl
    Info (12022): Found design unit 1: alu1-pc File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl Line: 12
    Info (12023): Found entity 1: alu1 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu2.vhdl
    Info (12022): Found design unit 1: alu2-execute File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 16
    Info (12023): Found entity 1: alu2 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu3.vhdl
    Info (12022): Found design unit 1: alu3-add_with_carry File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl Line: 14
    Info (12023): Found entity 1: alu3 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file main.vhdl
    Info (12022): Found design unit 1: processor-pipelined File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 16
    Info (12023): Found entity 1: processor File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file alu4.vhdl
    Info (12022): Found design unit 1: alu4-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl Line: 9
    Info (12023): Found entity 1: alu4 File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_3bit.vhdl
    Info (12022): Found design unit 1: MUX_2X1_3BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_3bit.vhdl Line: 11
    Info (12023): Found entity 1: MUX_2X1_3BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_3bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhd
    Info (12022): Found design unit 1: MUX_4X1_3BIT-Struct File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4x1_3bit.vhd Line: 11
    Info (12023): Found entity 1: MUX_4X1_3BIT File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4x1_3bit.vhd Line: 6
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(233): object "pc_out_mawb" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 233
Warning (10541): VHDL Signal Declaration warning at main.vhdl(233): used implicit default value for signal "mem1_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 233
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(235): object "alu1x_mawb" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 235
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(235): object "rfd1_mawb" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 235
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(235): object "rfd2_mawb" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 235
Warning (10541): VHDL Signal Declaration warning at main.vhdl(239): used implicit default value for signal "stall_ifid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 239
Warning (10541): VHDL Signal Declaration warning at main.vhdl(239): used implicit default value for signal "stall_idrr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 239
Warning (10541): VHDL Signal Declaration warning at main.vhdl(239): used implicit default value for signal "stall_rrex" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 239
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(246): object "flags_wb" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 246
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(254): object "mawb_5_0" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 254
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(256): object "mawb_8_0" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 256
Warning (10036): Verilog HDL or VHDL warning at main.vhdl(258): object "mawb_7_0" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 258
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 266
Info (12128): Elaborating entity "instrmem" for hierarchy "instrmem:mem1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 268
Info (12128): Elaborating entity "alu1" for hierarchy "alu1:alu_1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 270
Info (12128): Elaborating entity "MUX_8X1_16BIT" for hierarchy "MUX_8X1_16BIT:pcmux" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 272
Info (12128): Elaborating entity "MUX_8X1_4BIT" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl Line: 20
Info (12128): Elaborating entity "MUX_8x1" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL Line: 22
Info (12128): Elaborating entity "MUX_4_1" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl Line: 24
Info (12128): Elaborating entity "MUX_2_1" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl Line: 19
Info (12128): Elaborating entity "INVERTER" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl Line: 16
Info (12128): Elaborating entity "AND_2" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl Line: 17
Info (12128): Elaborating entity "OR_2" for hierarchy "MUX_8X1_16BIT:pcmux|MUX_8X1_4BIT:M1|MUX_8x1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl Line: 20
Info (12128): Elaborating entity "IFID" for hierarchy "IFID:ifid_pipeline_register" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 275
Warning (10492): VHDL Process Statement warning at pipeline_regs.vhdl(21): signal "stall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 21
Info (12128): Elaborating entity "memsplit" for hierarchy "memsplit:decoder" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 282
Info (12128): Elaborating entity "IDRR" for hierarchy "IDRR:idrr_pipeline_register" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 284
Warning (10492): VHDL Process Statement warning at pipeline_regs.vhdl(63): signal "stall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 63
Info (12128): Elaborating entity "MUX_2X1_3BIT" for hierarchy "MUX_2X1_3BIT:rfa1_mux" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 295
Info (12128): Elaborating entity "RREX" for hierarchy "RREX:rrex_pipeline_register" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 297
Warning (10036): Verilog HDL or VHDL warning at pipeline_regs.vhdl(121): object "alu_will_disable" assigned a value but never read File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 121
Warning (10492): VHDL Process Statement warning at pipeline_regs.vhdl(123): signal "stall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 123
Info (12128): Elaborating entity "se10" for hierarchy "se10:se_10" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 309
Info (12128): Elaborating entity "se7" for hierarchy "se7:se_7" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 311
Info (12128): Elaborating entity "MUX_2x1_16BIT" for hierarchy "MUX_2x1_16BIT:alu2a_pipeline_mux" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 313
Info (12128): Elaborating entity "MUX_2X1_4BIT" for hierarchy "MUX_2x1_16BIT:alu2a_pipeline_mux|MUX_2X1_4BIT:M1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl Line: 20
Info (12128): Elaborating entity "MUX_4x1_16BIT" for hierarchy "MUX_4x1_16BIT:alu2b_pipeline_mux" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 318
Info (12128): Elaborating entity "MUX_4X1_4BIT" for hierarchy "MUX_4x1_16BIT:alu2b_pipeline_mux|MUX_4X1_4BIT:M1" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL Line: 21
Info (12128): Elaborating entity "compblock" for hierarchy "compblock:complement_block" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 323
Info (12128): Elaborating entity "alu2" for hierarchy "alu2:alu_2" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 325
Warning (10492): VHDL Process Statement warning at alu2.vhdl(42): signal "disable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable "X", which holds its previous value in one or more paths through the process File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Warning (10631): VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Warning (10631): VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "Z" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "C" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[0]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[1]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[2]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[3]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[4]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[5]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[6]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[7]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[8]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[9]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[10]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[11]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[12]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[13]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[14]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (10041): Inferred latch for "X[15]" at alu2.vhdl(37) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl Line: 37
Info (12128): Elaborating entity "alu3" for hierarchy "alu3:alu_3" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 327
Info (12128): Elaborating entity "alu4" for hierarchy "alu4:alu_4" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 331
Info (12128): Elaborating entity "EXMA" for hierarchy "EXMA:exma_pipeline_register" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 333
Info (12128): Elaborating entity "hazard_EX" for hierarchy "hazard_EX:hazard_block" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 338
Info (10041): Inferred latch for "disable_EXMA" at hazard_1.vhdl(76) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 76
Info (10041): Inferred latch for "disable_RREX" at hazard_1.vhdl(75) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 75
Info (10041): Inferred latch for "disable_IDRR" at hazard_1.vhdl(74) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 74
Info (10041): Inferred latch for "disable_IFID" at hazard_1.vhdl(73) File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl Line: 73
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:mem2" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 348
Info (12128): Elaborating entity "MAWB" for hierarchy "MAWB:mawb_pipeline_register" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 350
Warning (10541): VHDL Signal Declaration warning at pipeline_regs.vhdl(286): used implicit default value for signal "disable_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl Line: 286
Info (12128): Elaborating entity "MUX_4X1_3BIT" for hierarchy "MUX_4X1_3BIT:rfa3_mux" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 362
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 13
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl Line: 13
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Wed May 03 10:40:27 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:33


