Classic Timing Analyzer report for nbyn_amm
Sat May 07 01:36:16 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.782 ns                         ; x[29]                                                                             ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.577 ns                         ; amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[43]                                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.365 ns                         ; x[24]                                                                             ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 237.70 MHz ( period = 4.207 ns ) ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                   ;                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5F256C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.008 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 246.67 MHz ( period = 4.054 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 246.67 MHz ( period = 4.054 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 246.73 MHz ( period = 4.053 ns )                    ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 246.73 MHz ( period = 4.053 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.79 MHz ( period = 4.052 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 246.97 MHz ( period = 4.049 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:10:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 247.40 MHz ( period = 4.042 ns )                    ; amm_latch:\for_loop_1:16:for_loop_2:5:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk        ; clk      ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk        ; clk      ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.50 MHz ( period = 3.992 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:5:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; 250.56 MHz ( period = 3.991 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:5:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 251.45 MHz ( period = 3.977 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 251.70 MHz ( period = 3.973 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[0]               ; amm_latch:\for_loop_1:6:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; clk        ; clk      ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk        ; clk      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; 254.13 MHz ( period = 3.935 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 254.13 MHz ( period = 3.935 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk        ; clk      ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 256.08 MHz ( period = 3.905 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:12:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; amm_latch:\for_loop_1:11:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; amm_latch:\for_loop_1:11:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:12:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:5:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:5:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 259.07 MHz ( period = 3.860 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:3:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:3:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:7:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:7:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; 261.51 MHz ( period = 3.824 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 261.99 MHz ( period = 3.817 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.99 MHz ( period = 3.817 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 262.47 MHz ( period = 3.810 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 262.81 MHz ( period = 3.805 ns )                    ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[0]            ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk        ; clk      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 264.55 MHz ( period = 3.780 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; amm_latch:\for_loop_1:9:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 265.67 MHz ( period = 3.764 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:8:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:8:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.520 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[3]              ; amm_latch:\for_loop_1:11:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.10 MHz ( period = 3.730 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 268.17 MHz ( period = 3.729 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk        ; clk      ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk        ; clk      ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:6:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 269.69 MHz ( period = 3.708 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.468 ns                ;
; N/A                                     ; 269.69 MHz ( period = 3.708 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:6:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:15:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; amm_latch:\for_loop_1:7:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.49 MHz ( period = 3.697 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:12:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:12:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.468 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:7:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[0]               ; amm_latch:\for_loop_1:9:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[0]               ; amm_latch:\for_loop_1:9:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[5]      ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.74 MHz ( period = 3.680 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk        ; clk      ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk        ; clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:4:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:8:if_typeI:if_subtypeI:amm_l|latch_d:L1|Q[4]   ; clk        ; clk      ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; amm_latch:\for_loop_1:1:for_loop_2:8:if_typeI:if_subtypeI:amm_l|latch_d:L1|Q[5]   ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.463 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 272.93 MHz ( period = 3.664 ns )                    ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk        ; clk      ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; amm_latch:\for_loop_1:4:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk        ; clk      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:11:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; amm_latch:\for_loop_1:11:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[2]      ; amm_latch:\for_loop_1:9:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]      ; clk        ; clk      ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 274.20 MHz ( period = 3.647 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:3:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; amm_latch:\for_loop_1:5:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; amm_latch:\for_loop_1:14:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:15:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 274.65 MHz ( period = 3.641 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 274.80 MHz ( period = 3.639 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; amm_latch:\for_loop_1:7:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 274.95 MHz ( period = 3.637 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[2]               ; amm_latch:\for_loop_1:10:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk        ; clk      ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; 274.95 MHz ( period = 3.637 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 274.95 MHz ( period = 3.637 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:8:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]              ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; amm_latch:\for_loop_1:9:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:9:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk        ; clk      ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk        ; clk      ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; amm_latch:\for_loop_1:2:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk        ; clk      ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; amm_latch:\for_loop_1:7:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk        ; clk      ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; amm_latch:\for_loop_1:7:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; amm_latch:\for_loop_1:7:for_loop_2:2:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk        ; clk      ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[0]            ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; amm_latch:\for_loop_1:10:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[0]            ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk        ; clk      ; None                        ; None                      ; 3.420 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 9.782 ns   ; x[29] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 9.781 ns   ; x[29] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 9.402 ns   ; x[29] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 9.402 ns   ; x[29] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 9.283 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 9.257 ns   ; x[29] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 9.257 ns   ; x[29] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 9.220 ns   ; x[28] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 9.220 ns   ; x[28] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 9.165 ns   ; x[29] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 9.126 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 9.126 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 9.117 ns   ; y[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 9.117 ns   ; y[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 9.017 ns   ; x[28] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 9.016 ns   ; x[28] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.983 ns   ; x[28] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.917 ns   ; x[29] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.916 ns   ; x[29] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.903 ns   ; x[22] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.865 ns   ; x[29] ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.865 ns   ; x[29] ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.865 ns   ; x[21] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.863 ns   ; x[29] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.786 ns   ; x[29] ; amm_latch:\for_loop_1:7:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.786 ns   ; x[29] ; amm_latch:\for_loop_1:7:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.773 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 8.772 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.763 ns   ; x[21] ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.761 ns   ; x[15] ; amm_latch:\for_loop_1:7:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.760 ns   ; x[21] ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.755 ns   ; x[15] ; amm_latch:\for_loop_1:7:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.754 ns   ; x[29] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.730 ns   ; y[16] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.730 ns   ; y[16] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.724 ns   ; x[29] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.722 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 8.716 ns   ; y[31] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.713 ns   ; y[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 8.691 ns   ; x[29] ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.681 ns   ; x[28] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.660 ns   ; y[22] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 8.634 ns   ; x[29] ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.634 ns   ; x[29] ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.592 ns   ; x[29] ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.579 ns   ; x[28] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; clk      ;
; N/A                                     ; None                                                ; 8.578 ns   ; x[28] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.577 ns   ; x[28] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.555 ns   ; y[10] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.554 ns   ; y[17] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.554 ns   ; y[17] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.554 ns   ; y[10] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.545 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 8.544 ns   ; y[3]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 8.518 ns   ; x[29] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.502 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 8.501 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.487 ns   ; x[29] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.479 ns   ; y[30] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.478 ns   ; y[3]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.478 ns   ; y[3]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.478 ns   ; x[1]  ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]     ; clk      ;
; N/A                                     ; None                                                ; 8.476 ns   ; x[1]  ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[5]     ; clk      ;
; N/A                                     ; None                                                ; 8.425 ns   ; x[15] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.422 ns   ; x[15] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.390 ns   ; x[29] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.390 ns   ; y[2]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 8.386 ns   ; y[1]  ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; 8.381 ns   ; y[1]  ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.368 ns   ; x[15] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.367 ns   ; x[15] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.356 ns   ; x[29] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.356 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 8.335 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; clk      ;
; N/A                                     ; None                                                ; 8.332 ns   ; x[30] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.332 ns   ; x[30] ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.332 ns   ; x[29] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; x[29] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.326 ns   ; y[28] ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.326 ns   ; y[7]  ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.324 ns   ; y[2]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.324 ns   ; y[2]  ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.321 ns   ; x[29] ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.321 ns   ; y[28] ; amm_latch:\for_loop_1:15:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 8.320 ns   ; y[7]  ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.317 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; 8.308 ns   ; y[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; 8.283 ns   ; x[29] ; amm_latch:\for_loop_1:7:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.278 ns   ; x[28] ; amm_latch:\for_loop_1:1:for_loop_2:8:if_typeI:if_subtypeI:amm_l|latch_d:L1|Q[4]   ; clk      ;
; N/A                                     ; None                                                ; 8.275 ns   ; x[28] ; amm_latch:\for_loop_1:1:for_loop_2:8:if_typeI:if_subtypeI:amm_l|latch_d:L1|Q[5]   ; clk      ;
; N/A                                     ; None                                                ; 8.261 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 8.260 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 8.246 ns   ; x[29] ; amm_latch:\for_loop_1:7:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.227 ns   ; x[1]  ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]     ; clk      ;
; N/A                                     ; None                                                ; 8.221 ns   ; x[21] ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 8.221 ns   ; x[15] ; amm_latch:\for_loop_1:7:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 8.197 ns   ; y[16] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.181 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 8.180 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 8.179 ns   ; x[28] ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.176 ns   ; x[15] ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 8.173 ns   ; x[15] ; amm_latch:\for_loop_1:1:for_loop_2:4:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; 8.173 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.172 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.161 ns   ; x[29] ; amm_latch:\for_loop_1:8:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 8.152 ns   ; x[12] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.149 ns   ; x[12] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.146 ns   ; y[14] ; amm_latch:\for_loop_1:8:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]      ; clk      ;
; N/A                                     ; None                                                ; 8.145 ns   ; x[21] ; amm_latch:\for_loop_1:3:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; 8.136 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]     ; clk      ;
; N/A                                     ; None                                                ; 8.134 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[5]     ; clk      ;
; N/A                                     ; None                                                ; 8.134 ns   ; x[1]  ; amm_latch:\for_loop_1:8:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]      ; clk      ;
; N/A                                     ; None                                                ; 8.129 ns   ; x[9]  ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 8.127 ns   ; x[9]  ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 8.122 ns   ; x[1]  ; amm_latch:\for_loop_1:13:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]     ; clk      ;
; N/A                                     ; None                                                ; 8.121 ns   ; x[16] ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.121 ns   ; x[16] ; amm_latch:\for_loop_1:7:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.121 ns   ; x[15] ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.119 ns   ; x[15] ; amm_latch:\for_loop_1:8:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.108 ns   ; x[2]  ; amm_latch:\for_loop_1:6:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; clk      ;
; N/A                                     ; None                                                ; 8.090 ns   ; x[1]  ; amm_latch:\for_loop_1:6:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]      ; clk      ;
; N/A                                     ; None                                                ; 8.087 ns   ; x[15] ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.084 ns   ; y[20] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.083 ns   ; x[15] ; amm_latch:\for_loop_1:5:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.082 ns   ; y[20] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 8.082 ns   ; x[15] ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.079 ns   ; x[15] ; amm_latch:\for_loop_1:9:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.071 ns   ; x[29] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 8.070 ns   ; x[29] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 8.068 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.064 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]            ; clk      ;
; N/A                                     ; None                                                ; 8.062 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.037 ns   ; x[21] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 8.037 ns   ; x[13] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.036 ns   ; x[21] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 8.033 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; 8.031 ns   ; x[13] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.030 ns   ; y[10] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 8.027 ns   ; y[10] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 8.021 ns   ; y[17] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 8.016 ns   ; x[15] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 8.014 ns   ; x[15] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 8.011 ns   ; x[15] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 8.000 ns   ; x[9]  ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 7.991 ns   ; x[20] ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.983 ns   ; x[10] ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 7.981 ns   ; x[10] ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 7.978 ns   ; x[20] ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 7.977 ns   ; x[14] ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 7.976 ns   ; y[15] ; amm_latch:\for_loop_1:8:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.973 ns   ; x[28] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 7.973 ns   ; x[28] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 7.973 ns   ; x[14] ; amm_latch:\for_loop_1:13:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 7.966 ns   ; x[20] ; amm_latch:\for_loop_1:6:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.960 ns   ; x[29] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 7.948 ns   ; x[12] ; amm_latch:\for_loop_1:6:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; 7.938 ns   ; x[12] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.932 ns   ; x[12] ; amm_latch:\for_loop_1:4:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 7.922 ns   ; y[22] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 7.908 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]     ; clk      ;
; N/A                                     ; None                                                ; 7.898 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 7.897 ns   ; x[28] ; amm_latch:\for_loop_1:13:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]            ; clk      ;
; N/A                                     ; None                                                ; 7.897 ns   ; y[24] ; amm_latch:\for_loop_1:13:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; 7.887 ns   ; y[2]  ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 7.886 ns   ; y[2]  ; amm_latch:\for_loop_1:2:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.885 ns   ; y[26] ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[3]     ; clk      ;
; N/A                                     ; None                                                ; 7.885 ns   ; x[16] ; amm_latch:\for_loop_1:6:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.885 ns   ; x[16] ; amm_latch:\for_loop_1:6:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 7.881 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 7.880 ns   ; y[9]  ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.879 ns   ; y[23] ; amm_latch:\for_loop_1:12:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 7.871 ns   ; x[16] ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.869 ns   ; x[1]  ; amm_latch:\for_loop_1:11:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[4]     ; clk      ;
; N/A                                     ; None                                                ; 7.869 ns   ; x[1]  ; amm_latch:\for_loop_1:11:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[5]     ; clk      ;
; N/A                                     ; None                                                ; 7.868 ns   ; y[0]  ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; 7.867 ns   ; x[16] ; amm_latch:\for_loop_1:3:for_loop_2:5:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 7.865 ns   ; y[5]  ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 7.864 ns   ; y[5]  ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 7.863 ns   ; y[16] ; amm_latch:\for_loop_1:9:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 7.863 ns   ; y[0]  ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; 7.862 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 7.861 ns   ; y[6]  ; amm_latch:\for_loop_1:4:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 7.858 ns   ; y[25] ; amm_latch:\for_loop_1:13:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 7.855 ns   ; y[8]  ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 7.855 ns   ; y[8]  ; amm_latch:\for_loop_1:5:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 7.854 ns   ; x[10] ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; 7.849 ns   ; x[29] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 7.849 ns   ; y[8]  ; amm_latch:\for_loop_1:5:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.847 ns   ; x[29] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 7.837 ns   ; x[28] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]            ; clk      ;
; N/A                                     ; None                                                ; 7.835 ns   ; x[28] ; amm_latch:\for_loop_1:11:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]            ; clk      ;
; N/A                                     ; None                                                ; 7.831 ns   ; y[10] ; amm_latch:\for_loop_1:6:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[2]             ; clk      ;
; N/A                                     ; None                                                ; 7.830 ns   ; y[17] ; amm_latch:\for_loop_1:9:for_loop_2:6:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 7.829 ns   ; x[15] ; amm_latch:\for_loop_1:2:for_loop_2:4:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; 7.825 ns   ; x[9]  ; amm_latch:\for_loop_1:13:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; 7.819 ns   ; x[30] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]             ; clk      ;
; N/A                                     ; None                                                ; 7.818 ns   ; x[30] ; amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[4]             ; clk      ;
; N/A                                     ; None                                                ; 7.815 ns   ; x[30] ; amm_latch:\for_loop_1:2:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[3]             ; clk      ;
; N/A                                     ; None                                                ; 7.807 ns   ; x[9]  ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; 7.805 ns   ; x[9]  ; amm_latch:\for_loop_1:10:for_loop_2:3:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                              ; To    ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 7.577 ns   ; amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[43] ; clk        ;
; N/A   ; None         ; 7.506 ns   ; amm_latch:\for_loop_1:8:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[14] ; clk        ;
; N/A   ; None         ; 7.417 ns   ; amm_latch:\for_loop_1:1:for_loop_2:1:if_typeI:if_subtypeII:amm_l|latch_d:L1|Q[0]  ; p[0]  ; clk        ;
; N/A   ; None         ; 7.370 ns   ; amm_latch:\for_loop_1:10:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[18] ; clk        ;
; N/A   ; None         ; 6.966 ns   ; amm_latch:\for_loop_1:4:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[6]  ; clk        ;
; N/A   ; None         ; 6.896 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[5] ; p[63] ; clk        ;
; N/A   ; None         ; 6.875 ns   ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[54] ; clk        ;
; N/A   ; None         ; 6.838 ns   ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[57] ; clk        ;
; N/A   ; None         ; 6.820 ns   ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[56] ; clk        ;
; N/A   ; None         ; 6.763 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[1] ; p[59] ; clk        ;
; N/A   ; None         ; 6.747 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[2] ; p[60] ; clk        ;
; N/A   ; None         ; 6.689 ns   ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[55] ; clk        ;
; N/A   ; None         ; 6.673 ns   ; amm_latch:\for_loop_1:8:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[15] ; clk        ;
; N/A   ; None         ; 6.622 ns   ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[27] ; clk        ;
; N/A   ; None         ; 6.621 ns   ; amm_latch:\for_loop_1:16:for_loop_2:1:if_typeII:if_sub2:amm_l|latch_d:L1|Q[3]     ; p[33] ; clk        ;
; N/A   ; None         ; 6.610 ns   ; amm_latch:\for_loop_1:16:for_loop_2:1:if_typeII:if_sub2:amm_l|latch_d:L1|Q[0]     ; p[30] ; clk        ;
; N/A   ; None         ; 6.597 ns   ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[50] ; clk        ;
; N/A   ; None         ; 6.565 ns   ; amm_latch:\for_loop_1:16:for_loop_2:1:if_typeII:if_sub2:amm_l|latch_d:L1|Q[2]     ; p[32] ; clk        ;
; N/A   ; None         ; 6.455 ns   ; amm_latch:\for_loop_1:16:for_loop_2:2:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[35] ; clk        ;
; N/A   ; None         ; 6.451 ns   ; amm_latch:\for_loop_1:16:for_loop_2:2:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[37] ; clk        ;
; N/A   ; None         ; 6.444 ns   ; amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[44] ; clk        ;
; N/A   ; None         ; 6.439 ns   ; amm_latch:\for_loop_1:11:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[20] ; clk        ;
; N/A   ; None         ; 6.420 ns   ; amm_latch:\for_loop_1:16:for_loop_2:2:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[36] ; clk        ;
; N/A   ; None         ; 6.388 ns   ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[52] ; clk        ;
; N/A   ; None         ; 6.387 ns   ; amm_latch:\for_loop_1:14:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[26] ; clk        ;
; N/A   ; None         ; 6.365 ns   ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[53] ; clk        ;
; N/A   ; None         ; 6.364 ns   ; amm_latch:\for_loop_1:16:for_loop_2:5:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[46] ; clk        ;
; N/A   ; None         ; 6.353 ns   ; amm_latch:\for_loop_1:13:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[25] ; clk        ;
; N/A   ; None         ; 6.352 ns   ; amm_latch:\for_loop_1:16:for_loop_2:5:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[49] ; clk        ;
; N/A   ; None         ; 6.346 ns   ; amm_latch:\for_loop_1:15:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[29] ; clk        ;
; N/A   ; None         ; 6.345 ns   ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[40] ; clk        ;
; N/A   ; None         ; 6.341 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[3] ; p[61] ; clk        ;
; N/A   ; None         ; 6.335 ns   ; amm_latch:\for_loop_1:11:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[21] ; clk        ;
; N/A   ; None         ; 6.329 ns   ; amm_latch:\for_loop_1:13:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[24] ; clk        ;
; N/A   ; None         ; 6.326 ns   ; amm_latch:\for_loop_1:15:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[28] ; clk        ;
; N/A   ; None         ; 6.322 ns   ; amm_latch:\for_loop_1:12:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]     ; p[22] ; clk        ;
; N/A   ; None         ; 6.309 ns   ; amm_latch:\for_loop_1:10:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[19] ; clk        ;
; N/A   ; None         ; 6.307 ns   ; amm_latch:\for_loop_1:16:for_loop_2:2:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[34] ; clk        ;
; N/A   ; None         ; 6.305 ns   ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[41] ; clk        ;
; N/A   ; None         ; 6.303 ns   ; amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[51] ; clk        ;
; N/A   ; None         ; 6.299 ns   ; amm_latch:\for_loop_1:16:for_loop_2:1:if_typeII:if_sub2:amm_l|latch_d:L1|Q[1]     ; p[31] ; clk        ;
; N/A   ; None         ; 6.285 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[4] ; p[62] ; clk        ;
; N/A   ; None         ; 6.267 ns   ; amm_latch:\for_loop_1:16:for_loop_2:8:if_typeIV:if_subtype2:amm_l|latch_d:L1|Q[0] ; p[58] ; clk        ;
; N/A   ; None         ; 6.218 ns   ; amm_latch:\for_loop_1:16:for_loop_2:5:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[47] ; clk        ;
; N/A   ; None         ; 6.194 ns   ; amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; p[45] ; clk        ;
; N/A   ; None         ; 6.175 ns   ; amm_latch:\for_loop_1:16:for_loop_2:5:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; p[48] ; clk        ;
; N/A   ; None         ; 6.152 ns   ; amm_latch:\for_loop_1:12:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]     ; p[23] ; clk        ;
; N/A   ; None         ; 6.108 ns   ; amm_latch:\for_loop_1:9:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[17] ; clk        ;
; N/A   ; None         ; 6.038 ns   ; amm_latch:\for_loop_1:4:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[7]  ; clk        ;
; N/A   ; None         ; 6.033 ns   ; amm_latch:\for_loop_1:7:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[12] ; clk        ;
; N/A   ; None         ; 6.029 ns   ; amm_latch:\for_loop_1:5:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[8]  ; clk        ;
; N/A   ; None         ; 6.028 ns   ; amm_latch:\for_loop_1:7:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[13] ; clk        ;
; N/A   ; None         ; 5.979 ns   ; amm_latch:\for_loop_1:2:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[2]  ; clk        ;
; N/A   ; None         ; 5.971 ns   ; amm_latch:\for_loop_1:5:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[9]  ; clk        ;
; N/A   ; None         ; 5.932 ns   ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[38] ; clk        ;
; N/A   ; None         ; 5.928 ns   ; amm_latch:\for_loop_1:16:for_loop_2:3:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; p[39] ; clk        ;
; N/A   ; None         ; 5.928 ns   ; amm_latch:\for_loop_1:6:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[11] ; clk        ;
; N/A   ; None         ; 5.926 ns   ; amm_latch:\for_loop_1:9:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[16] ; clk        ;
; N/A   ; None         ; 5.923 ns   ; amm_latch:\for_loop_1:3:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[5]  ; clk        ;
; N/A   ; None         ; 5.895 ns   ; amm_latch:\for_loop_1:6:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[10] ; clk        ;
; N/A   ; None         ; 5.892 ns   ; amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; p[42] ; clk        ;
; N/A   ; None         ; 5.886 ns   ; amm_latch:\for_loop_1:3:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[0]      ; p[4]  ; clk        ;
; N/A   ; None         ; 5.744 ns   ; amm_latch:\for_loop_1:1:for_loop_2:1:if_typeI:if_subtypeII:amm_l|latch_d:L1|Q[1]  ; p[1]  ; clk        ;
; N/A   ; None         ; 5.734 ns   ; amm_latch:\for_loop_1:2:for_loop_2:1:if_typeII:if_sub1:amm_l|latch_d:L1|Q[1]      ; p[3]  ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 0.365 ns  ; x[24] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.332 ns  ; x[24] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.313 ns  ; x[24] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.295 ns  ; x[24] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.294 ns  ; x[24] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; 0.233 ns  ; x[24] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.210 ns  ; x[24] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; 0.175 ns  ; x[27] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; 0.171 ns  ; x[27] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; 0.041 ns  ; x[24] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; 0.035 ns  ; x[24] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; -0.019 ns ; x[27] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.019 ns ; x[27] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.027 ns ; x[24] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]               ; clk      ;
; N/A                                     ; None                                                ; -0.062 ns ; x[24] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.065 ns ; x[24] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.089 ns ; x[24] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[0] ; clk      ;
; N/A                                     ; None                                                ; -0.117 ns ; x[24] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.150 ns ; x[25] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; clk      ;
; N/A                                     ; None                                                ; -0.164 ns ; x[27] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.164 ns ; x[27] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.186 ns ; x[24] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.219 ns ; x[24] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.241 ns ; x[24] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.253 ns ; x[27] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.255 ns ; x[27] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.270 ns ; x[27] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.271 ns ; x[27] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.273 ns ; x[27] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.283 ns ; x[26] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.286 ns ; x[27] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.287 ns ; x[27] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.287 ns ; x[26] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.297 ns ; x[24] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.305 ns ; x[24] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; -0.309 ns ; x[24] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.335 ns ; x[27] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.338 ns ; x[27] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.338 ns ; x[24] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.339 ns ; x[27] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.340 ns ; x[27] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.354 ns ; x[25] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.361 ns ; x[25] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.385 ns ; x[24] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.402 ns ; x[24] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.404 ns ; x[27] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.404 ns ; x[26] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.404 ns ; x[24] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.405 ns ; x[27] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.411 ns ; x[26] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.420 ns ; x[25] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[1] ; clk      ;
; N/A                                     ; None                                                ; -0.462 ns ; x[24] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.479 ns ; x[25] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.482 ns ; x[26] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.492 ns ; x[24] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; clk      ;
; N/A                                     ; None                                                ; -0.493 ns ; x[24] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.493 ns ; x[24] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; -0.496 ns ; x[25] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.510 ns ; x[24] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.532 ns ; x[27] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; -0.532 ns ; x[27] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; -0.539 ns ; x[24] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.542 ns ; x[25] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.557 ns ; x[24] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; -0.562 ns ; x[27] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.564 ns ; x[27] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.572 ns ; x[27] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.572 ns ; x[27] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.581 ns ; x[26] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.582 ns ; x[26] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -0.589 ns ; x[24] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.602 ns ; x[25] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -0.624 ns ; x[25] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.631 ns ; x[24] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.642 ns ; x[26] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.642 ns ; x[24] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.650 ns ; x[26] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.657 ns ; x[25] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.661 ns ; x[25] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.668 ns ; x[24] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.673 ns ; x[26] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.676 ns ; x[25] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.677 ns ; x[25] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.680 ns ; x[26] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; clk      ;
; N/A                                     ; None                                                ; -0.681 ns ; x[24] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.683 ns ; x[26] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.686 ns ; x[26] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[2] ; clk      ;
; N/A                                     ; None                                                ; -0.687 ns ; x[26] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.703 ns ; x[25] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.704 ns ; x[25] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.705 ns ; x[26] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.706 ns ; x[26] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.710 ns ; x[26] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.717 ns ; x[24] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.720 ns ; x[26] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; -0.720 ns ; x[25] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.722 ns ; x[26] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; -0.727 ns ; x[26] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.731 ns ; x[26] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.734 ns ; x[27] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.736 ns ; x[25] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.737 ns ; x[25] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.741 ns ; x[24] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[0] ; clk      ;
; N/A                                     ; None                                                ; -0.751 ns ; x[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.752 ns ; x[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.764 ns ; x[25] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.767 ns ; x[24] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; clk      ;
; N/A                                     ; None                                                ; -0.770 ns ; x[24] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]              ; clk      ;
; N/A                                     ; None                                                ; -0.774 ns ; x[27] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.780 ns ; x[26] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.786 ns ; x[26] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.789 ns ; x[26] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.790 ns ; x[26] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.803 ns ; x[25] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.805 ns ; x[27] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.806 ns ; x[26] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.807 ns ; x[26] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.818 ns ; x[27] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; -0.823 ns ; x[27] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; -0.823 ns ; x[25] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.835 ns ; x[25] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.838 ns ; x[27] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -0.843 ns ; x[26] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.849 ns ; x[26] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.849 ns ; x[26] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.860 ns ; x[26] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; -0.861 ns ; x[26] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; -0.867 ns ; x[27] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.867 ns ; x[25] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.873 ns ; x[25] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.876 ns ; x[27] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -0.876 ns ; x[26] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -0.878 ns ; x[27] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -0.878 ns ; x[25] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.878 ns ; x[25] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[2] ; clk      ;
; N/A                                     ; None                                                ; -0.883 ns ; x[25] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1] ; clk      ;
; N/A                                     ; None                                                ; -0.894 ns ; x[25] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.905 ns ; x[26] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.907 ns ; x[26] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.911 ns ; x[25] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -0.914 ns ; x[25] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -0.924 ns ; x[27] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.924 ns ; x[24] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.932 ns ; x[27] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.935 ns ; x[24] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.956 ns ; x[25] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.959 ns ; x[26] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -0.962 ns ; x[25] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.969 ns ; x[26] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -0.971 ns ; x[25] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -0.972 ns ; x[26] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -0.997 ns ; x[24] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -0.998 ns ; x[24] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -1.003 ns ; x[26] ; amm_latch:\for_loop_1:10:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -1.005 ns ; x[24] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -1.018 ns ; x[25] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.031 ns ; x[27] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.032 ns ; x[26] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -1.038 ns ; x[26] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -1.044 ns ; x[26] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -1.060 ns ; x[25] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -1.068 ns ; x[25] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -1.069 ns ; x[25] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -1.071 ns ; x[25] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -1.096 ns ; x[26] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -1.113 ns ; x[27] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.113 ns ; x[24] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -1.115 ns ; x[24] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.118 ns ; x[24] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.125 ns ; x[25] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -1.136 ns ; x[25] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -1.137 ns ; x[25] ; amm_latch:\for_loop_1:13:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -1.139 ns ; x[25] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]               ; clk      ;
; N/A                                     ; None                                                ; -1.142 ns ; x[27] ; amm_latch:\for_loop_1:3:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.148 ns ; x[26] ; amm_latch:\for_loop_1:8:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.153 ns ; x[26] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -1.157 ns ; x[26] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -1.159 ns ; x[24] ; amm_latch:\for_loop_1:5:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.166 ns ; x[26] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -1.166 ns ; x[26] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -1.170 ns ; x[25] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.170 ns ; x[24] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]              ; clk      ;
; N/A                                     ; None                                                ; -1.173 ns ; x[26] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -1.175 ns ; x[26] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]              ; clk      ;
; N/A                                     ; None                                                ; -1.176 ns ; x[26] ; amm_latch:\for_loop_1:11:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -1.178 ns ; x[25] ; amm_latch:\for_loop_1:7:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.187 ns ; x[24] ; amm_latch:\for_loop_1:12:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]              ; clk      ;
; N/A                                     ; None                                                ; -1.188 ns ; x[27] ; amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]              ; clk      ;
; N/A                                     ; None                                                ; -1.196 ns ; x[25] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[1]               ; clk      ;
; N/A                                     ; None                                                ; -1.204 ns ; x[26] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.253 ns ; x[25] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[4]               ; clk      ;
; N/A                                     ; None                                                ; -1.253 ns ; x[25] ; amm_latch:\for_loop_1:2:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[5]               ; clk      ;
; N/A                                     ; None                                                ; -1.268 ns ; x[25] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[4] ; clk      ;
; N/A                                     ; None                                                ; -1.273 ns ; x[25] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[5] ; clk      ;
; N/A                                     ; None                                                ; -1.281 ns ; x[26] ; amm_latch:\for_loop_1:14:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[2]              ; clk      ;
; N/A                                     ; None                                                ; -1.284 ns ; x[24] ; amm_latch:\for_loop_1:1:for_loop_2:7:if_typeI:if_subtypeIII:amm_l|latch_d:L1|Q[1] ; clk      ;
; N/A                                     ; None                                                ; -1.352 ns ; x[25] ; amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.368 ns ; x[25] ; amm_latch:\for_loop_1:16:for_loop_2:7:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[3] ; clk      ;
; N/A                                     ; None                                                ; -1.379 ns ; x[25] ; amm_latch:\for_loop_1:4:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; N/A                                     ; None                                                ; -1.395 ns ; x[27] ; amm_latch:\for_loop_1:9:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[3]               ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 07 01:36:15 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nbyn_amm -c nbyn_amm --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 237.7 MHz between source register "amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]" and destination register "amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4]" (period= 4.207 ns)
    Info: + Longest register to register delay is 4.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y12_N25; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]'
        Info: 2: + IC(1.258 ns) + CELL(0.415 ns) = 1.673 ns; Loc. = LCCOMB_X5_Y6_N8; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|add_mm:amm1|full_adder_test:fa6|ca~0'
        Info: 3: + IC(0.266 ns) + CELL(0.271 ns) = 2.210 ns; Loc. = LCCOMB_X5_Y6_N6; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|add_mm:amm1|full_adder_test:fa7|ca~0'
        Info: 4: + IC(1.556 ns) + CELL(0.150 ns) = 3.916 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|add_mm:amm1|full_adder_test:fa8|sum~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.000 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 2; REG Node = 'amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4]'
        Info: Total cell delay = 0.920 ns ( 23.00 % )
        Info: Total interconnect delay = 3.080 ns ( 77.00 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.367 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 768; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.729 ns) + CELL(0.537 ns) = 2.367 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 2; REG Node = 'amm_latch:\for_loop_1:16:for_loop_2:6:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[4]'
            Info: Total cell delay = 1.516 ns ( 64.05 % )
            Info: Total interconnect delay = 0.851 ns ( 35.95 % )
        Info: - Longest clock path from clock "clk" to source register is 2.360 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 768; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.722 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X8_Y12_N25; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:15:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]'
            Info: Total cell delay = 1.516 ns ( 64.24 % )
            Info: Total interconnect delay = 0.844 ns ( 35.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]" (data pin = "x[29]", clock pin = "clk") is 9.782 ns
    Info: + Longest pin to register delay is 12.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_R8; Fanout = 64; PIN Node = 'x[29]'
        Info: 2: + IC(7.871 ns) + CELL(0.275 ns) = 8.966 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|add_mm:amm1|full_adder_test:fa2|S1'
        Info: 3: + IC(0.262 ns) + CELL(0.415 ns) = 9.643 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|add_mm:amm1|full_adder_test:fa5|ca~0'
        Info: 4: + IC(0.734 ns) + CELL(0.271 ns) = 10.648 ns; Loc. = LCCOMB_X18_Y3_N22; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|add_mm:amm1|full_adder_test:fa6|ca~0'
        Info: 5: + IC(0.743 ns) + CELL(0.150 ns) = 11.541 ns; Loc. = LCCOMB_X17_Y5_N14; Fanout = 2; COMB Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|add_mm:amm1|full_adder_test:fa7|ca~0'
        Info: 6: + IC(0.259 ns) + CELL(0.275 ns) = 12.075 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|add_mm:amm1|full_adder_test:fa8|ca~0'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 12.159 ns; Loc. = LCFF_X17_Y5_N27; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]'
        Info: Total cell delay = 2.290 ns ( 18.83 % )
        Info: Total interconnect delay = 9.869 ns ( 81.17 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 768; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.341 ns; Loc. = LCFF_X17_Y5_N27; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:3:for_loop_2:8:if_typeIII:amm_l|latch_d:L1|Q[5]'
        Info: Total cell delay = 1.516 ns ( 64.76 % )
        Info: Total interconnect delay = 0.825 ns ( 35.24 % )
Info: tco from clock "clk" to destination pin "p[43]" through register "amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1]" is 7.577 ns
    Info: + Longest clock path from clock "clk" to source register is 2.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 768; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.684 ns) + CELL(0.537 ns) = 2.322 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1]'
        Info: Total cell delay = 1.516 ns ( 65.29 % )
        Info: Total interconnect delay = 0.806 ns ( 34.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.005 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 1; REG Node = 'amm_latch:\for_loop_1:16:for_loop_2:4:if_typeIV:if_subtype1:amm_l|latch_d:L1|Q[1]'
        Info: 2: + IC(2.383 ns) + CELL(2.622 ns) = 5.005 ns; Loc. = PIN_M14; Fanout = 0; PIN Node = 'p[43]'
        Info: Total cell delay = 2.622 ns ( 52.39 % )
        Info: Total interconnect delay = 2.383 ns ( 47.61 % )
Info: th for register "amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]" (data pin = "x[24]", clock pin = "clk") is 0.365 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 768; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.712 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]'
        Info: Total cell delay = 1.516 ns ( 64.51 % )
        Info: Total interconnect delay = 0.834 ns ( 35.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_J16; Fanout = 64; PIN Node = 'x[24]'
        Info: 2: + IC(1.048 ns) + CELL(0.150 ns) = 2.167 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|add_mm:amm1|full_adder_test:fa1|sum~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.251 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 3; REG Node = 'amm_latch:\for_loop_1:6:for_loop_2:7:if_typeV:amm_l|latch_d:L1|Q[0]'
        Info: Total cell delay = 1.203 ns ( 53.44 % )
        Info: Total interconnect delay = 1.048 ns ( 46.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Sat May 07 01:36:16 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


