{"vcs1":{"timestamp_begin":1699294291.918963727, "rt":0.82, "ut":0.41, "st":0.28}}
{"vcselab":{"timestamp_begin":1699294292.832603225, "rt":0.97, "ut":0.57, "st":0.26}}
{"link":{"timestamp_begin":1699294293.862037194, "rt":0.58, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699294291.079710627}
{"VCS_COMP_START_TIME": 1699294291.079710627}
{"VCS_COMP_END_TIME": 1699294294.547022525}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338100}}
{"stitch_vcselab": {"peak_mem": 222608}}
