
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003577                       # Number of seconds simulated
sim_ticks                                  3576654453                       # Number of ticks simulated
final_tick                               533147998707                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 342665                       # Simulator instruction rate (inst/s)
host_op_rate                                   433813                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302511                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914736                       # Number of bytes of host memory used
host_seconds                                 11823.23                       # Real time elapsed on the host
sim_insts                                  4051410160                       # Number of instructions simulated
sim_ops                                    5129065601                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       284672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       300672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       145920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       181888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               935296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       339968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            339968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2349                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1421                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7307                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2656                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2656                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79591698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1538868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84065152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1574656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     40797903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1610444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     50854228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               261500241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1538868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1574656                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1610444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6191261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          95051956                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               95051956                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          95051956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79591698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1538868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84065152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1574656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     40797903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1610444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     50854228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              356552196                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8577110                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084521                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531504                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206382                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1246351                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299141                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084521                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1491843                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036919                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        715227                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632057                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8454739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.437220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4859035     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355434      4.20%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334603      3.96%     65.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316336      3.74%     69.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258910      3.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189801      2.24%     74.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134238      1.59%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208714      2.47%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797668     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8454739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359622                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.957836                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471738                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       681612                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436069                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41773                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823544                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496926                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19965854                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10411                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823544                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656563                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         328293                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69881                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286291                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290164                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19363377                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           70                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156597                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26860030                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90196132                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90196132                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10064857                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3552                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1840                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           710491                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23545                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       416193                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18042563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605318                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23296                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17444086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8454739                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2976015     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711858     20.25%     55.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354556     16.02%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815517      9.65%     81.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835941      9.89%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378797      4.48%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244507      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67378      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70170      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8454739                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64096     58.39%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21503     19.59%     77.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24167     22.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012973     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200532      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542513     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847706      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605318                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702825                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109766                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007515                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37798436                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756395                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234376                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715084                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45749                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664458                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231293                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823544                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         241826                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14048                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18046014                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84653                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896819                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013265                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1404                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238481                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364676                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465164                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240641                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299628                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018660                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834464                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674769                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244877                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234376                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895011                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659577                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807673                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205507                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7631195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3041358     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050295     26.87%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849584     11.13%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429721      5.63%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450664      5.91%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226255      2.96%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155298      2.04%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89315      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338705      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7631195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338705                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25339197                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36917848                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857711                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857711                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165894                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165894                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64929690                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481764                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728670                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8577110                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136640                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2544091                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213834                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1318874                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1233718                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334051                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9241                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3284672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17290982                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136640                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1567769                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3650027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1123644                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        579747                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1616099                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8419302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.531749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4769275     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227668      2.70%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260194      3.09%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474728      5.64%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215057      2.55%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328233      3.90%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          179192      2.13%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152865      1.82%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812090     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8419302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365699                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015945                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3467139                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       531312                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3482726                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902757                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533511                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2975                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20576259                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4839                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902757                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3656014                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         141005                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131363                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3324968                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263188                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19769298                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4026                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140867                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          888                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27681736                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92095296                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92095296                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17029500                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10652182                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4208                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2557                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677621                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841579                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13591                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       384090                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18567159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14949302                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28462                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6264459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18764838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          838                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8419302                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2936967     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1764703     20.96%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1259482     14.96%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       849272     10.09%     80.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691724      8.22%     89.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384599      4.57%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       373680      4.44%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85152      1.01%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73723      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8419302                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108547     77.31%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15239     10.85%     88.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16617     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12468477     83.41%     83.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211625      1.42%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1491708      9.98%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       775845      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14949302                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742930                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             140404                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009392                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38486769                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24835978                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14519371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15089706                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29544                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       718287                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238233                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902757                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56924                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8970                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18571366                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841579                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942166                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2525                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249005                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14670577                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1392052                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278722                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141428                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2077599                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            749376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710434                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14530867                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14519371                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9503897                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26667343                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692805                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356387                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9981481                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12259171                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6312198                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216623                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7516545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158665                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2964306     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2045832     27.22%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839178     11.16%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419425      5.58%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       430284      5.72%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       172109      2.29%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186515      2.48%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95231      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363665      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7516545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9981481                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12259171                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1827221                       # Number of memory references committed
system.switch_cpus1.commit.loads              1123288                       # Number of loads committed
system.switch_cpus1.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1762466                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11044539                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249429                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363665                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25724080                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38046369                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 157808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9981481                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12259171                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9981481                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859302                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859302                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163735                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163735                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65956034                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20073974                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19040965                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3358                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8577110                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3229940                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2630802                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214282                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1348684                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1256820                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345213                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9602                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3328873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17652544                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3229940                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1602033                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3698538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153426                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        490465                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1633906                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8453841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.586388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.373274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4755303     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257511      3.05%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269559      3.19%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424571      5.02%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200535      2.37%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284651      3.37%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191830      2.27%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140853      1.67%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1929028     22.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8453841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376577                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.058099                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3505635                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       444688                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3539191                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29682                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        934644                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548199                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21088339                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4782                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        934644                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3682761                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105185                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       111658                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3389916                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229669                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20330029                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132634                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28458192                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94792919                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94792919                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17374705                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11083467                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           601769                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       978889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10553                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310420                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19053038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15142854                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27498                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6557365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20227098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8453841                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.932362                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2922247     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1840240     21.77%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1192546     14.11%     70.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       803865      9.51%     79.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       745683      8.82%     88.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412812      4.88%     93.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374475      4.43%     98.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83499      0.99%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78474      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8453841                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113922     77.86%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16043     10.96%     88.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16356     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12633036     83.43%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201236      1.33%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503568      9.93%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       803305      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15142854                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765496                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146321                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38913367                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25614018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14709972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15289175                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21666                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       754761                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258834                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        934644                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63316                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13238                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19056545                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892141                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       978889                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1770                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249333                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14868608                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402955                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274245                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2176773                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2112218                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773818                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733522                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14721128                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14709972                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9653560                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27447657                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715027                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351708                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10125194                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12466986                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6589574                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216092                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7519197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658021                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175655                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2867164     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2133502     28.37%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849803     11.30%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425746      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391242      5.20%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179209      2.38%     91.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       192628      2.56%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99365      1.32%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       380538      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7519197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10125194                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12466986                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1857433                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137378                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1800147                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11231023                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257090                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       380538                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26195050                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39048826                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 123269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10125194                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12466986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10125194                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847106                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847106                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180490                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180490                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66767212                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20390694                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19420564                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8577110                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3120609                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539097                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209579                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1279788                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209335                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329876                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9315                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3115628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17234961                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3120609                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539211                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3794877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125706                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        622552                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526084                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8445225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4650348     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332115      3.93%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269010      3.19%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          654131      7.75%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173548      2.05%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235611      2.79%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162828      1.93%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94043      1.11%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1873591     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8445225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363830                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009414                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3252230                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       608602                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3649282                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23255                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911854                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532666                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20649719                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1671                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911854                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3491034                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108596                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156411                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428888                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348437                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19914818                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138813                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27847662                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92979223                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92979223                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17099165                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10748408                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4259                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2591                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977905                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1871445                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19194                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       283290                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18811008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4270                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14929546                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30990                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6470037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19910691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          865                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8445225                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767809                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2941493     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1824307     21.60%     56.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1154955     13.68%     70.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877965     10.40%     80.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768568      9.10%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395741      4.69%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340977      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67157      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74062      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8445225                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88298     69.50%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19289     15.18%     84.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19462     15.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12405542     83.09%     83.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208274      1.40%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492067      9.99%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       821996      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14929546                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740627                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127051                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008510                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38462354                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25285498                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14545382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15056597                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57063                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       738697                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246652                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911854                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59335                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8235                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18815280                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1871445                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972969                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2572                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246361                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14691686                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397714                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       237856                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2197678                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070253                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799964                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.712895                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14555232                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14545382                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9455916                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26866482                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695837                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351960                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10020375                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12316208                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6499239                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213112                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7533371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148514                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2911209     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093584     27.79%     66.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845898     11.23%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486181      6.45%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386006      5.12%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161254      2.14%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188875      2.51%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94171      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366193      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7533371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10020375                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12316208                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859063                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132748                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766690                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100753                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251124                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366193                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25982456                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38543425                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 131885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10020375                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12316208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10020375                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855967                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855967                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66100014                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20083166                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19041422                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           7313                       # number of replacements
system.l2.tagsinuse                      16378.118950                       # Cycle average of tags in use
system.l2.total_refs                          1337173                       # Total number of references to valid blocks.
system.l2.sampled_refs                          23691                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.442235                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           164.855934                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.333443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1105.271318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.174000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1129.476084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.117526                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    572.341151                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     39.425692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    722.563113                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3961.037130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3392.628283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2258.749355                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2921.145920                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010062                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067460                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068938                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.034933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.044102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.241763                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.207070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.137863                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.178293                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999641                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8147                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5175                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3347                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4123                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20800                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6568                       # number of Writeback hits
system.l2.Writeback_hits::total                  6568                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   215                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4175                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21015                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8195                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5238                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3399                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4175                       # number of overall hits
system.l2.overall_hits::total                   21015                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2349                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1140                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1419                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7305                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1421                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7307                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2224                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2349                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1140                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1421                       # number of overall misses
system.l2.overall_misses::total                  7307                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1885554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    108557860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1928729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    106130665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1958401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     54627630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1988022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     63242636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       340319497                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        72766                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         72766                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1885554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    108557860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1928729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    106130665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1958401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     54627630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1988022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     63315402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        340392263                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1885554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    108557860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1928729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    106130665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1958401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     54627630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1988022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     63315402                       # number of overall miss cycles
system.l2.overall_miss_latency::total       340392263                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28105                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6568                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6568                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               217                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10419                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7587                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28322                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10419                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7587                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28322                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.214444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.312201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.254067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.256045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.259918                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009217                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.213456                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.251157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257997                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.213456                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.251157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257997                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45989.121951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48811.987410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44854.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45181.211154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44509.113636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47918.973684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44178.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44568.453841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46587.200137                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        36383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        36383                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45989.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48811.987410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44854.162791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45181.211154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44509.113636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47918.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44178.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44556.933146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46584.407144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45989.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48811.987410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44854.162791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45181.211154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44509.113636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47918.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44178.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44556.933146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46584.407144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2656                       # number of writebacks
system.l2.writebacks::total                      2656                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2349                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7305                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7307                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1652425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     95843666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1679829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     92555931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1711173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     48041590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1728446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54998800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    298211860                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        61193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        61193                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1652425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     95843666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1679829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     92555931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1711173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     48041590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1728446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     55059993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298273053                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1652425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     95843666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1679829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     92555931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1711173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     48041590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1728446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     55059993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298273053                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.214444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.312201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.254067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.256045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.259918                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.213456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.251157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.253931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.213456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.251157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.253931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257997                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40303.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43095.173561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39065.790698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39402.269476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38890.295455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 42141.745614                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38409.911111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38758.844257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40822.978782                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 30596.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 30596.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40303.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43095.173561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39065.790698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39402.269476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38890.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 42141.745614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38409.911111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38747.356087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40820.179691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40303.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43095.173561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39065.790698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39402.269476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38890.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 42141.745614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38409.911111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38747.356087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40820.179691                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.074244                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640696                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718080.096055                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.253281                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.820963                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061303                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924798                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632002                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632002                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632002                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2850818                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2850818                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2850818                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2850818                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2850818                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2850818                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632057                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51833.054545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51833.054545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51833.054545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51833.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51833.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51833.054545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2195269                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2195269                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2195269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2195269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2195269                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2195269                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52268.309524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52268.309524                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52268.309524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52268.309524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52268.309524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52268.309524                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10419                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373451                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10675                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16334.749508                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.214624                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.785376                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899276                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100724                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128711                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907192                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37110                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37273                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1169837412                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1169837412                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4736593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4736593                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1174574005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1174574005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1174574005                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1174574005                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944465                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031832                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031832                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019169                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019169                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019169                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019169                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31523.508812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31523.508812                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29058.852761                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29058.852761                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31512.730529                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31512.730529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31512.730529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31512.730529                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1741                       # number of writebacks
system.cpu0.dcache.writebacks::total             1741                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26739                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26739                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26854                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26854                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10371                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10371                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10419                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    199849514                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    199849514                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       982857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       982857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    200832371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    200832371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    200832371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    200832371                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005358                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005358                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19270.033169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19270.033169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20476.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20476.187500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19275.589884                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19275.589884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19275.589884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19275.589884                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.104263                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660291                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939615.204239                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.104263                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065872                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822282                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1616045                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1616045                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1616045                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1616045                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1616045                       # number of overall hits
system.cpu1.icache.overall_hits::total        1616045                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2750855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2750855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2750855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2750855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2750855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2750855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1616099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1616099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1616099                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1616099                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1616099                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1616099                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50941.759259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50941.759259                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50941.759259                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50941.759259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50941.759259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50941.759259                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2351537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2351537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2351537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2351537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2351537                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2351537                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50032.702128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50032.702128                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50032.702128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50032.702128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50032.702128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50032.702128                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7587                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165345010                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7843                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21081.857708                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.989833                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.010167                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1085100                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1085100                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       700253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        700253                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2460                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2460                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785353                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785353                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14876                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          250                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15126                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15126                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15126                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    478235311                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    478235311                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10954558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10954558                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    489189869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    489189869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    489189869                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    489189869                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1099976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1099976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       700503                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       700503                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800479                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800479                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800479                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013524                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008401                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008401                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008401                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008401                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32148.111791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32148.111791                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43818.232000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43818.232000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32340.993587                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32340.993587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32340.993587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32340.993587                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1467                       # number of writebacks
system.cpu1.dcache.writebacks::total             1467                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7352                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7539                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7539                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7539                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7539                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7524                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    164877619                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    164877619                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1967640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1967640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    166845259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    166845259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    166845259                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    166845259                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21913.559144                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21913.559144                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31232.380952                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31232.380952                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21990.939634                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21990.939634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21990.939634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21990.939634                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.815232                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004682414                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1977721.287402                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.815232                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065409                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805794                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1633851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1633851                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1633851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1633851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1633851                       # number of overall hits
system.cpu2.icache.overall_hits::total        1633851                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3115957                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3115957                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3115957                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3115957                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3115957                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3115957                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1633906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1633906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1633906                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1633906                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1633906                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1633906                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56653.763636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56653.763636                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56653.763636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56653.763636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56653.763636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56653.763636                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2692541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2692541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2692541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2692541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2692541                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2692541                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 58533.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58533.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 58533.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58533.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 58533.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58533.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4539                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153824542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4795                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32080.196455                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.339373                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.660627                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884138                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115862                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098276                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716403                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716403                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1814679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1814679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1814679                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1814679                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11411                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11411                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11578                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11578                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11578                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11578                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    404617326                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    404617326                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6008285                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6008285                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    410625611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    410625611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    410625611                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    410625611                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716570                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716570                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1826257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1826257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1826257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1826257                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006340                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006340                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35458.533520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35458.533520                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35977.754491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35977.754491                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35466.022715                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35466.022715                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35466.022715                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35466.022715                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1031                       # number of writebacks
system.cpu2.dcache.writebacks::total             1031                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6924                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7039                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4487                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4487                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4539                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4539                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     90881785                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     90881785                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1365284                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1365284                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     92247069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     92247069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     92247069                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     92247069                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002485                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002485                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002485                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20254.465121                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20254.465121                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26255.461538                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26255.461538                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20323.214144                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20323.214144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20323.214144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20323.214144                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.848607                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742690                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932197.480769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.848607                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067065                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826680                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526026                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526026                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526026                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2899637                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2899637                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2899637                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2899637                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2899637                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2899637                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526084                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526084                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526084                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526084                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49993.741379                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49993.741379                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49993.741379                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49993.741379                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49993.741379                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49993.741379                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2332697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2332697                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2332697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2332697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2332697                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2332697                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50710.804348                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50710.804348                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50710.804348                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50710.804348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50710.804348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50710.804348                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5596                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200784                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5852                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27033.626794                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.708385                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.291615                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881673                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118327                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061265                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061265                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722261                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722261                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1957                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1957                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783526                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783526                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783526                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783526                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14165                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14165                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          477                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14642                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14642                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14642                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14642                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    513707074                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    513707074                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22556367                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22556367                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    536263441                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    536263441                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    536263441                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    536263441                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798168                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798168                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798168                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798168                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013171                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013171                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000660                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000660                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36265.942393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36265.942393                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47287.981132                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47287.981132                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36625.013045                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36625.013045                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36625.013045                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36625.013045                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2329                       # number of writebacks
system.cpu3.dcache.writebacks::total             2329                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8623                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9046                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9046                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5542                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5542                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5596                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5596                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    109907372                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    109907372                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1254356                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1254356                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    111161728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    111161728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    111161728                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    111161728                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005153                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005153                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19831.716348                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19831.716348                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23228.814815                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23228.814815                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19864.497498                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19864.497498                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19864.497498                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19864.497498                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
