# Reading pref.tcl
# do tb_T_FlipFlop.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_T_FlipFlop"
# tb_T_FlipFlop
# 
# Add 
# vcom -93 -work work {T_FlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:15 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work T_FlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity T_FlipFlop
# -- Compiling architecture T_FlipFlop_arch of T_FlipFlop
# End time: 12:08:16 on Feb 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_T_FlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:16 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work tb_T_FlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_T_FlipFlop
# -- Compiling architecture T_FlipFlop_arch of tb_T_FlipFlop
# End time: 12:08:16 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_T_FlipFlop 
# Start time: 12:08:16 on Feb 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_t_flipflop(t_flipflop_arch)
# Loading work.t_flipflop(t_flipflop_arch)
# 
#add wave *
# add wave -label "nRES" nRES
# add wave -label "CLK" CLK
# add wave -label "T" T
# add wave -label "Q" Q
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 600 ns
# 
# wave zoom full
# 0 ps
# 630 ns
# End time: 12:10:17 on Feb 17,2021, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
