$date
	Sat Jan 10 01:02:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module protocol_tb_fsm $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rstn $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rstn $end
$var reg 2 % cur_state [1:0] $end
$var reg 1 ! dout $end
$var reg 2 & next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
1$
#25000
1"
#30000
b1 &
0"
1#
#35000
1!
b10 &
b1 %
1"
#40000
0"
#45000
0!
b10 %
1"
#50000
b11 &
0"
0#
#55000
b0 &
b11 %
1"
#60000
0"
#65000
b0 %
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
b1 &
0"
1#
#95000
1!
b10 &
b1 %
1"
#100000
0"
#105000
0!
b10 %
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
b11 &
0"
0#
#135000
b0 &
b11 %
1"
#140000
0"
#145000
b0 %
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
