================================================================================ 
Commit: 0c52956787a71a9efba7416d7e62602334525dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:58:41 2025 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License.txt file for PTL label 3383_10.

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PantherLake_FSP_Integration_Guide.chm
Doxygen/PantherLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ddff2d7ae4bed2f495a10e3a3c0395608968378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:51 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_10

Hsd-es-id: N/A"
Original commit date: Wed Oct 22 15:04:20 2025 -0700
Original commit hash: 9620b9fef58f988fc7948ffb1a53f1c65f5b2365

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a79a47b7ccd9f710ba42027d27e2e01367cdac3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:47 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_09

Hsd-es-id: N/A"
Original commit date: Tue Oct 21 19:57:46 2025 -0700
Original commit hash: e4e2b37e71efcdc33861e9c2e1f4e3857776226f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 046281a61b036bc2a84325f98f388cb7c2fff50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:44 2025 +0530 
-------------------------------------------------------------------------------- 
[WCL] USB DWB feature remains enabled by default

[Feature Description]
USB DWB feature should be disabled by default in PTL
 but in WCL it remains enabled by default.

Package/Module:
OneSiliconPkg/IpUsb3
OneSiliconPkg/PeiUsbPolicyLib
PantherLakePlatSamplePkg/Setup

[Impacted Platform]
WCL

Hsd-es-id: 18043725338
Original commit date: Tue Oct 21 18:43:11 2025 +0200
Change-Id: I3b4b634580fd4c2a104152a814498004088e65f7
Original commit hash: 92f8b6f4f3211dbb4e6e8f481966387d1191436d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
PantherLakeBoardPkg/Include/Dsc/HiiStructurePcd.dsc

================================================================================ 
Commit: 53f72062d10cccc648d7d1f55248302731ab985d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:41 2025 +0530 
-------------------------------------------------------------------------------- 
USB DWB feature should be disabled by default

[Feature Description]
USB DWB feature should be disabled by default

Package/Module:
OneSiliconPkg/IpUsb3
OneSiliconPkg/PeiUsbPolicyLib
PantherLakePlatSamplePkg/Setup

[Impacted Platform]
PTL,WCL

Hsd-es-id: 18043725338
Original commit date: Tue Oct 21 10:43:32 2025 +0200
Change-Id: I6371c3b4ffa4ada27335be333e19993c0c4adae9
Original commit hash: 74f0d712af57c0d6bfee251a2f02f55ba78c3988

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3CsiSpecific.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
PantherLakeBoardPkg/Include/Dsc/HiiStructurePcd.dsc
PantherLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2a6456d92f7934a3fd6d900b21b56953f03da601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:38 2025 +0530 
-------------------------------------------------------------------------------- 
xHCI SA controller changes from NDE to LTR mode

[Feature Description]
xHCI SA controller changes from NDE to LTR mode

Package/Module:
OneSiliconPkg/PtlPcdPeiInitLib

[Impacted Platform]
PTL, WCL

Hsd-es-id: 18043692145
Original commit date: Fri Oct 17 13:08:48 2025 +0200
Change-Id: Icfcfcfd236801d237febe03fb16cb73d4ace1792
Original commit hash: 3515dc1aa188e35b1bfab325b0ae01962dcf9543

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdUsb.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3Version.h

================================================================================ 
Commit: eb6edb336d9e188e01d5f669d518b3f80c6576a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:35 2025 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect SPI programming in SEC phase

[Issue Description]
SPI interface was passing PCI base instead of MMIO base

[Resolution]
Replaced with MMIO base address

Package/Module: OneSiliconPkg/Fru

[Impacted Platform]
All

Hsd-es-id: 16028940270
Original commit date: Thu Oct 16 10:52:25 2025 +0530
Change-Id: Ie5daaeaad202442aa0752a86f20d9398c5295448
Original commit hash: b40930f038a01ade8ff7821f8d87067e1c9da95c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/SecPreMemLpssInitLib/SecPreMemLpssI2cInitLib.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/SecPreMemLpssInitLib/SecPreMemLpssSpiInitLib.c

================================================================================ 
Commit: d3778b7b18b73e7710181c5e34a9c6453663210e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:33 2025 +0530 
-------------------------------------------------------------------------------- 
TCP2 and TCP3 are not disabled for HH when there is no modular IO

[Issue Description]
BIOS failed to detect G3 because PMC PWR FLR got cleared earlier than
mOverrideTcssStrapConfig notify PPI registered.

[Resolution]
Push out clearing PMC PWR FLR to PEI post-mem.

Package/Module:
PantherLakeBoardPkg/Features/ModularUsbCIo
PantherLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
ALL

Hsd-es-id: 15018529380
Original commit date: Fri Oct 17 14:25:10 2025 +0800
Change-Id: I53dffd9f9f89e639b795a830236696b11cc9ceb8
Original commit hash: 40b034bf4b1479729924360dac0e7bbe857cfb4c

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Features/ModularUsbCIo/ModularUsbCIoPei.c
PantherLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 34ba3ba788f77920b0ca31c28d084a68b949b599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:30 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_08

Hsd-es-id: N/A"
Original commit date: Wed Oct 15 18:53:01 2025 -0700
Original commit hash: 0f8337aef8160528c2cc5e1ac6d15af967b3b07e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30095395dafa681750144991f37117b6e815d836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:27 2025 +0530 
-------------------------------------------------------------------------------- 
Revert "Optimize debug prints"

This reverts commit 4b6ac1f91d1e0ed2a229cff1ce6ebf8d6500e611.

Wed Oct 15 17:21:25 2025 -0700
Original commit date: Wed Oct 15 17:21:25 2025 -0700
Original commit hash: db1088cf7bc67c09d6650b16e507cd96e3652bd7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FvCopyFeaturePkg/FreeSpaceSkipFvCopyPei/FreeSpaceSkipFvCopyPei.c
OneSiliconPkg/Fru/PtlCDie/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
OneSiliconPkg/Fru/PtlCDie/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
OneSiliconPkg/Fru/PtlPcd/Library/PtlPcdPolicyLib/PtlPcdPreMemPrintPolicy.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdInitPreMem.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdTcssPmcLib/TcssPmcLib.c
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
OneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
OneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
OneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
OneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
OneSiliconPkg/IpBlock/DomainIGpu/LibraryPrivate/IGpuPeiPolicyLibGen13/IGpuPeiPolicyLib.c
OneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
OneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer3.c
OneSiliconPkg/IpBlock/Iom/IpIomLib/IpIomLib.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
OneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/LibraryPrivate/MemoryInitPtl.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemInitLib/MemorySubSystemInitLib.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemPolicyLib/MemorySubSystemPolicyLib.c
OneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
OneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusArp.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
OneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiPchSpi.c
OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/MemActm.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/PeiTdxLib.c
OneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
OneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
OneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.c
OneSiliconPkg/IpBlock/Tse/LibraryPrivate/PeiTseLib/PeiTseLib.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPei.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtPolicyLib/PeiTxtPolicyLibPreMem.c
OneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLibVer1.c
OneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
OneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
OneSiliconPkg/Product/PantherLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
OneSiliconPkg/Product/PantherLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
OneSiliconPkg/Product/PantherLake/SiInit/Pei/SiInitPreMem.c
OneSiliconPkg/Subsystem/Tcss/PeiTcssPolicyLib/PeiTcssPreMemPolicyDump.c

================================================================================ 
Commit: ec43b279e12b9812758d438a83a1b26f6605fd45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:22 2025 +0530 
-------------------------------------------------------------------------------- 
Revert "Optimize debug prints"

This reverts commit c12e27104eafc7a1a378ab03628cd67f8accac27.

Wed Oct 15 17:21:09 2025 -0700
Original commit date: Wed Oct 15 17:21:09 2025 -0700
Original commit hash: 687069b057c9afc7f96018c6f4ffe5cf8cf45d44

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer3.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemPolicyLib/MemorySubSystemPolicyLib.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/MemActm.c
OneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
OneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLibVer1.c
OneSiliconPkg/Product/PantherLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
OneSiliconPkg/Subsystem/Tcss/PeiTcssPolicyLib/PeiTcssPreMemPolicyDump.c

================================================================================ 
Commit: fc6ccdb854cc5a5ab75f777ca28f09d28284adc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:19 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_07

Hsd-es-id: N/A"
Original commit date: Tue Oct 14 12:54:00 2025 -0700
Original commit hash: fdac9068c9c93f2e99c702e3c79421cabaa45e32

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64984fba34de076a099c026bb4d21977a9757a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:15 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_06

Hsd-es-id: N/A"
Original commit date: Tue Oct 14 01:55:46 2025 -0700
Original commit hash: f8bcfbaa8f2891acb3359260399bf1b4884f3dad

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c4c9e8595662b1b42377a77690b45d44cdaa7ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:12 2025 +0530 
-------------------------------------------------------------------------------- 
HSTI error 0x10011 observed

[Issue Description]
"0x00010011 Extended BIOS Decode Region limit is unlocked"
observed while collecting HSTI logs with FSP signed BIOS.

[Resolution]
Reintroduce check for Extended Bios Region enabled before
executing Extended Bios Region tests

Package/Module: PlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 16028904313
Original commit date: Mon Oct 13 11:00:39 2025 -0700
Change-Id: I277aa6b3372d3994e75e814b9445bf450d2a18e5
Original commit hash: f67fa8dd16bfdce040d5bf782fda04ac85b178da

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 2083d2cac6cd64c2ddfc4ec6592f0041baa76aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:09 2025 +0530 
-------------------------------------------------------------------------------- 
Removing Nem buffer related debug prints

[Issue Description]
Nem buffer reorganization and cache size calculation
are not be disclosed

[Resolution]
Removing these debug prints

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16028903228
Original commit date: Mon Oct 13 11:06:01 2025 +0530
Change-Id: I051601a910b58988cbedc945b5fb5b51740bed80
Original commit hash: f612f201c8c0c00cd82046b91a77363a445d8d66

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Library/BaseNemConfigLib/BaseNemConfigLib.c
PantherLakeFspPkg/Library/FspLoadComponentsLib/FspLoadComponents.c

================================================================================ 
Commit: 4e7f5571a9681f2afcafb3d84e0eb69cb68a0435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:05 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.112.4

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018552565
Original commit date: Mon Oct 13 19:51:32 2025 +0000
Original commit hash: 9d8819ff9aa5cdc7fbfccc074b956ad59eca85ba

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/IncludePrivate/Ptl/MrcVersion.h

================================================================================ 
Commit: 147b9cf2b3db3b30e0d7d5215bf7f0df8f0aebc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:17:02 2025 +0530 
-------------------------------------------------------------------------------- 
Optimize debug prints

[Feature Description]
Optimize debug prints
removal of repetitive
prints/extra space or
lines

Package/Module: FspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16028728849
Original commit date: Fri Aug 29 17:52:43 2025 +0530
Change-Id: I090ed8ca4d924289face720b3aee6a8ea3acb9a8
Original commit hash: c12e27104eafc7a1a378ab03628cd67f8accac27

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer3.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemPolicyLib/MemorySubSystemPolicyLib.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/MemActm.c
OneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
OneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLibVer1.c
OneSiliconPkg/Product/PantherLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
OneSiliconPkg/Subsystem/Tcss/PeiTcssPolicyLib/PeiTcssPreMemPolicyDump.c

================================================================================ 
Commit: 876a76007321ef825ff814ac7b2f479541bb0798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:58 2025 +0530 
-------------------------------------------------------------------------------- 
Optimize debug prints

[Feature Description]
Optimize debug prints
removal of repetitive
prints/extra space or
lines

Package/Module: FspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16028728849
Original commit date: Fri Aug 29 17:52:43 2025 +0530
Change-Id: I090ed8ca4d924289face720b3aee6a8ea3acb9a8
Original commit hash: 4b6ac1f91d1e0ed2a229cff1ce6ebf8d6500e611

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FvCopyFeaturePkg/FreeSpaceSkipFvCopyPei/FreeSpaceSkipFvCopyPei.c
OneSiliconPkg/Fru/PtlCDie/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
OneSiliconPkg/Fru/PtlCDie/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
OneSiliconPkg/Fru/PtlPcd/Library/PtlPcdPolicyLib/PtlPcdPreMemPrintPolicy.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdInitPreMem.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdTcssPmcLib/TcssPmcLib.c
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
OneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
OneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
OneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
OneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
OneSiliconPkg/IpBlock/DomainIGpu/LibraryPrivate/IGpuPeiPolicyLibGen13/IGpuPeiPolicyLib.c
OneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
OneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer3.c
OneSiliconPkg/IpBlock/Iom/IpIomLib/IpIomLib.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
OneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
OneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/LibraryPrivate/MemoryInitPtl.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemInitLib/MemorySubSystemInitLib.c
OneSiliconPkg/IpBlock/MemorySubSystem/LibraryPrivate/MemorySubSystemPolicyLib/MemorySubSystemPolicyLib.c
OneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
OneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusArp.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
OneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
OneSiliconPkg/IpBlock/Spi/Library/PeiSpiLib/PeiPchSpi.c
OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/MemActm.c
OneSiliconPkg/IpBlock/Tdx/LibraryPrivate/PeiTdxLib/PeiTdxLib.c
OneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
OneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c
OneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubPolicyLib/PeiTraceHubPolicyLib.c
OneSiliconPkg/IpBlock/Tse/LibraryPrivate/PeiTseLib/PeiTseLib.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPei.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
OneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtPolicyLib/PeiTxtPolicyLibPreMem.c
OneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLibVer1.c
OneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
OneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
OneSiliconPkg/Product/PantherLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
OneSiliconPkg/Product/PantherLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
OneSiliconPkg/Product/PantherLake/SiInit/Pei/SiInitPreMem.c
OneSiliconPkg/Subsystem/Tcss/PeiTcssPolicyLib/PeiTcssPreMemPolicyDump.c

================================================================================ 
Commit: cae32c72a139bdf8f4401ce698383eb04cdc7268 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:54 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.112.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018552565
Original commit date: Mon Oct 13 19:39:46 2025 +0000
Original commit hash: 4c2dd86a95f5403b8aa11fc8b553a57ad7de8168

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/IncludePrivate/Ptl/MrcVersion.h
OneSiliconPkg/IpBlock/MemoryInit/src/UcManagement/Ptl/MrcUcPayloadData.c

================================================================================ 
Commit: 40d8db6712d78f408929c7a1dba85a8444ea7335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:51 2025 +0530 
-------------------------------------------------------------------------------- 
Add Memory Channel Limp Home Status Bitmask to Memory Info Data HOB

[Feature Description]
Add Memory Channel Limp Home Status Bitmask
to Memory Info Data HOB to report which channels
are disabled due to Limp Home Mode Feature.
FailingChannelMask was also added to the MrcSaveData
structure to maintain the correct bitmask value
between boots.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 18043578766
Original commit date: Thu Oct 2 19:28:58 2025 +0200
Change-Id: I65188d4bc0e131d53a7d322d8df7344dfe3a9d20
Original commit hash: 21ba2be6150cdf4a2e41d616a62912940a856cef

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/MemInfoHob.h
OneSiliconPkg/IpBlock/MemoryInit/Include/CMrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/LibraryPrivate/MemoryInitPtl.c
OneSiliconPkg/IpBlock/MemoryInit/src/ApiLib/BlueMrcStartMemoryConfiguration.c

================================================================================ 
Commit: 69a0366f197e19b579ddb873a2381472619ddb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:48 2025 +0530 
-------------------------------------------------------------------------------- 
[PTL] Average RxDqs VOC codes across ranks

[Feature Description]
Average RxDqs VOC codes across ranks, for each byte.

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 18043649725
Original commit date: Mon Oct 13 12:24:37 2025 +0200
Change-Id: I0e4886a659b2ec191ba844777a912799594757e9
Original commit hash: b635d77f1b7460e98a32749559af099d5556428e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/DdrIoLib/IncludePublic/MrcDdrIoApi.h

================================================================================ 
Commit: c79e80541c5713576650dfe6bf1479f248814b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:45 2025 +0530 
-------------------------------------------------------------------------------- 
Update DDR5 CTLE settings, replica and training order

[Feature Description]
DDR5 changes:
- Update Read CTLE training order - run it after Read ODT.
- Change DataControl5.BiasRloadVref from 4 to 5
- Change RxCtle.CtleDcCmn from 3 to 0
- Match DDRDQREPLICACTLE fields to DDRCRRXCTLE
 - In PhyInit
 - In NnFlexUpdateDdr5
 - In CTLE training

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 18043649946
Original commit date: Mon Oct 13 12:14:25 2025 +0200
Change-Id: I45b94c3ea63aeffc4eb0b5da3e2f46cd6976b639
Original commit hash: a61db872b61a3dc0bc5af3a35632864abf2f5ec3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/ServicesLib/MrcCommon.h

================================================================================ 
Commit: bbefd444827f02f676789d628f7882e0eef39be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:40 2025 +0530 
-------------------------------------------------------------------------------- 
SCT Fix for RouteConfigFunction Under HIIConfigAccessProtocolTest

[Isusue Description]
RouteConfigFunction Function 10 Failure under ConfigAccessProtocolTest

[Resolution]
Updated Progress according to Spec

Package/Module:
Intel\Features\Manageability\PlatformSanitizeFeaturePkg

[Impacted Platform]
 ALL

Hsd-es-id: 16028799969
Original commit date: Wed Oct 1 11:15:34 2025 +0530
Change-Id: Iadc7f773f0c64dce0c87e74ad7b7c5d4cb0dd8cc
Original commit hash: fcb933fcebd412e4482a0cf0f2754feeafbe470f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PlatformSanitizeFeaturePkg/PlatformSanitizeSetupDxe/PlatformSanitizeSetup.c

================================================================================ 
Commit: 068829dd9f1f634741f6350e2d84306673323b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:34 2025 +0530 
-------------------------------------------------------------------------------- 
Revert clearing DISB when ME code corruption is detected

[Issue Description]
The function PlatformInitRecoveryEntryPoint()
clears DISB when ME code corruption is detected to
mitigate MRC PC-DF55 hanging issue.
However when attaching a WLAN card which requests a different
WLAN Microcode in FW also makes ME code corruption detection
stand due to Microcode mismatch.
Clearing DISB will break Capsule update flow since Capsule
update requires Capsule image to be intact in system memory.
So if system is booting with WLAN Microcode mismatch, Capsule
update can never be executed in BIOS.

[Resolution]
After revisiting the PC-DF55 issue, it's relative to TCO
timeout GBLRST in Resiliency debug BIOS: Resiliency debug BIOS
uses release build FSP to accommodate IBB 4MB space, however
release build FSP does not halt TCO timer in earlier phase plus
the platform code to halt TCO timer is too late.

So the solution is halting TCO timer in earlier phase to resolve
ME corruption DF55 issue, and thus the mitigation of clearing
DISB when detecting ME code corruption can be removed and
Capsule update wont be broken.

Package/Module: OneSiliconPkg/Fru/PtlPcd, CapsuleFeaturePkg/PlatformInitRecoveryPei

[Impacted Platform]
All

Hsd-es-id: 16028755163
Original commit date: Mon Oct 6 18:04:08 2025 +0800
Change-Id: I525eabb2a9ce2a1aad71f3f5d7dce5c0123c7d2c
Original commit hash: f9bfbb63b7c600c35f5b60137c89a0563de67df3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
PantherLakeBoardPkg/BoardInitAdvanced/BoardInitAdvancedPei/BoardInitAdvancedPreMem.c
PantherLakeBoardPkg/BoardSupport/PantherLakeBoards/PantherLakeMobileBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
PantherLakeBoardPkg/BoardSupport/PantherLakeBoards/PantherLakeMobileBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 520ac781470d1f0d2869fd12f7b5fd5a2cfb323e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:28 2025 +0530 
-------------------------------------------------------------------------------- 
Unable to build unsigned FSP by using the BuildFsp.sh

[Issue Description]
Unable to build the unsigned FSP when we are using the below command:
./Intel/OneSiliconPkg/Fsp/BuildFsp.sh PantherLake COREBOOT -r32
[fspunsigned]

[Resolution]
Add code to handle the argument related to [fspunsigned] in BuildFsp.sh

Package/Module:
FspPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16028780642
Original commit date: Tue Oct 7 21:20:36 2025 +0530
Change-Id: Icf2ed85de5cedd59d9d7f031159a4ca5e25f2371
Original commit hash: 96cd9ebbefef30a0e33fca5e3f43e2967d0ce333

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: 2eeae369eab3596c92ad7a27778859c274317bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 24 15:16:17 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3383_05

Hsd-es-id: N/A"
Original commit date: Mon Oct 6 13:22:32 2025 -0700
Original commit hash: 4f274fb4d831524acb56cbf6942334df85973d81

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PantherLake_FSP_Integration_Guide.chm
Doxygen/PantherLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
