IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 42.25        
Core2: 25.35        Core3: 33.25        
Core4: 21.96        Core5: 43.89        
Core6: 31.68        Core7: 72.90        
Core8: 31.52        Core9: 25.12        
Core10: 32.64        Core11: 41.64        
Core12: 33.28        Core13: 69.55        
Core14: 26.94        Core15: 51.19        
Core16: 28.77        Core17: 36.40        
Core18: 25.05        Core19: 49.68        
Core20: 25.18        Core21: 35.71        
Core22: 21.77        Core23: 36.74        
Core24: 20.79        Core25: 72.20        
Core26: 29.56        Core27: 41.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 48.45
DDR read Latency(ns)
Socket0: 86094.60
Socket1: 218.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 42.15        
Core2: 30.47        Core3: 33.96        
Core4: 27.83        Core5: 44.40        
Core6: 29.87        Core7: 78.84        
Core8: 30.46        Core9: 25.15        
Core10: 28.23        Core11: 41.53        
Core12: 21.48        Core13: 75.16        
Core14: 28.13        Core15: 51.51        
Core16: 29.36        Core17: 32.79        
Core18: 21.65        Core19: 48.30        
Core20: 18.40        Core21: 36.80        
Core22: 10.30        Core23: 35.30        
Core24: 17.08        Core25: 74.93        
Core26: 20.70        Core27: 40.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 49.57
DDR read Latency(ns)
Socket0: 80650.74
Socket1: 223.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 42.45        
Core2: 22.23        Core3: 33.18        
Core4: 20.39        Core5: 44.15        
Core6: 20.33        Core7: 75.95        
Core8: 20.85        Core9: 24.50        
Core10: 18.58        Core11: 40.77        
Core12: 10.22        Core13: 72.37        
Core14: 21.10        Core15: 51.10        
Core16: 17.23        Core17: 29.22        
Core18: 19.48        Core19: 43.91        
Core20: 21.84        Core21: 41.96        
Core22: 31.15        Core23: 32.27        
Core24: 29.33        Core25: 72.44        
Core26: 28.42        Core27: 42.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 48.53
DDR read Latency(ns)
Socket0: 61588.00
Socket1: 222.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 49.35        
Core2: 21.58        Core3: 39.76        
Core4: 32.63        Core5: 51.91        
Core6: 25.14        Core7: 81.01        
Core8: 23.03        Core9: 25.18        
Core10: 22.15        Core11: 51.56        
Core12: 20.82        Core13: 77.26        
Core14: 9.95        Core15: 59.37        
Core16: 18.61        Core17: 41.08        
Core18: 27.58        Core19: 77.07        
Core20: 21.48        Core21: 47.17        
Core22: 26.13        Core23: 41.92        
Core24: 26.60        Core25: 79.35        
Core26: 19.99        Core27: 38.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.50
Socket1: 56.86
DDR read Latency(ns)
Socket0: 66720.03
Socket1: 217.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.92        Core1: 54.51        
Core2: 21.35        Core3: 46.29        
Core4: 14.41        Core5: 59.92        
Core6: 19.06        Core7: 84.77        
Core8: 22.06        Core9: 27.30        
Core10: 21.94        Core11: 61.42        
Core12: 22.40        Core13: 82.67        
Core14: 23.89        Core15: 68.55        
Core16: 23.90        Core17: 51.21        
Core18: 10.21        Core19: 85.76        
Core20: 20.79        Core21: 59.73        
Core22: 19.71        Core23: 46.12        
Core24: 22.87        Core25: 84.84        
Core26: 18.21        Core27: 44.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.49
Socket1: 64.29
DDR read Latency(ns)
Socket0: 74080.02
Socket1: 213.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 55.32        
Core2: 22.71        Core3: 46.32        
Core4: 15.30        Core5: 61.79        
Core6: 20.25        Core7: 86.26        
Core8: 21.58        Core9: 27.42        
Core10: 25.80        Core11: 61.59        
Core12: 22.20        Core13: 82.36        
Core14: 22.84        Core15: 67.57        
Core16: 22.93        Core17: 50.48        
Core18: 13.67        Core19: 86.31        
Core20: 32.07        Core21: 67.23        
Core22: 30.45        Core23: 49.91        
Core24: 30.34        Core25: 81.57        
Core26: 30.31        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.65
Socket1: 64.20
DDR read Latency(ns)
Socket0: 88101.60
Socket1: 212.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 47.63        
Core2: 22.55        Core3: 40.50        
Core4: 10.42        Core5: 54.47        
Core6: 15.43        Core7: 63.86        
Core8: 20.96        Core9: 28.32        
Core10: 18.05        Core11: 75.07        
Core12: 21.67        Core13: 68.53        
Core14: 18.95        Core15: 50.55        
Core16: 20.36        Core17: 51.13        
Core18: 19.20        Core19: 46.08        
Core20: 28.53        Core21: 73.79        
Core22: 25.32        Core23: 71.12        
Core24: 25.55        Core25: 32.67        
Core26: 22.99        Core27: 68.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 54.74
DDR read Latency(ns)
Socket0: 66995.26
Socket1: 220.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 46.74        
Core2: 20.01        Core3: 39.60        
Core4: 20.20        Core5: 53.44        
Core6: 10.22        Core7: 61.83        
Core8: 20.05        Core9: 27.35        
Core10: 20.94        Core11: 73.43        
Core12: 17.67        Core13: 67.65        
Core14: 21.60        Core15: 50.03        
Core16: 22.36        Core17: 55.47        
Core18: 21.23        Core19: 45.73        
Core20: 26.23        Core21: 71.36        
Core22: 18.42        Core23: 70.44        
Core24: 26.09        Core25: 30.95        
Core26: 23.25        Core27: 64.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.01
Socket1: 53.79
DDR read Latency(ns)
Socket0: 65210.20
Socket1: 220.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 47.56        
Core2: 27.50        Core3: 40.81        
Core4: 28.97        Core5: 54.71        
Core6: 33.50        Core7: 66.04        
Core8: 32.25        Core9: 27.78        
Core10: 24.07        Core11: 73.99        
Core12: 23.03        Core13: 68.13        
Core14: 22.27        Core15: 49.72        
Core16: 26.31        Core17: 55.57        
Core18: 29.82        Core19: 46.43        
Core20: 29.21        Core21: 71.68        
Core22: 29.17        Core23: 70.16        
Core24: 22.99        Core25: 32.13        
Core26: 15.22        Core27: 65.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.24
Socket1: 54.66
DDR read Latency(ns)
Socket0: 70394.50
Socket1: 218.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 47.44        
Core2: 22.77        Core3: 40.50        
Core4: 26.96        Core5: 53.59        
Core6: 22.56        Core7: 63.30        
Core8: 23.29        Core9: 27.40        
Core10: 20.53        Core11: 74.09        
Core12: 10.17        Core13: 67.97        
Core14: 18.92        Core15: 47.53        
Core16: 21.45        Core17: 53.55        
Core18: 19.03        Core19: 46.32        
Core20: 22.76        Core21: 70.73        
Core22: 27.70        Core23: 69.66        
Core24: 21.22        Core25: 31.76        
Core26: 30.97        Core27: 61.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 53.85
DDR read Latency(ns)
Socket0: 74608.08
Socket1: 219.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 47.13        
Core2: 24.25        Core3: 40.57        
Core4: 20.05        Core5: 53.97        
Core6: 11.31        Core7: 64.98        
Core8: 16.31        Core9: 27.99        
Core10: 22.56        Core11: 74.46        
Core12: 23.63        Core13: 68.10        
Core14: 20.56        Core15: 48.82        
Core16: 22.20        Core17: 55.27        
Core18: 29.53        Core19: 46.56        
Core20: 21.01        Core21: 72.40        
Core22: 19.38        Core23: 69.92        
Core24: 26.16        Core25: 31.35        
Core26: 22.12        Core27: 64.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.29
Socket1: 54.31
DDR read Latency(ns)
Socket0: 61843.71
Socket1: 219.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.82        Core1: 49.62        
Core2: 21.91        Core3: 49.43        
Core4: 20.20        Core5: 55.39        
Core6: 10.13        Core7: 66.02        
Core8: 16.06        Core9: 28.42        
Core10: 23.20        Core11: 72.76        
Core12: 19.14        Core13: 69.97        
Core14: 24.09        Core15: 51.00        
Core16: 23.42        Core17: 57.03        
Core18: 29.42        Core19: 47.00        
Core20: 21.70        Core21: 72.10        
Core22: 21.46        Core23: 72.43        
Core24: 25.53        Core25: 34.68        
Core26: 22.41        Core27: 63.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 56.35
DDR read Latency(ns)
Socket0: 67163.34
Socket1: 215.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 75.15        
Core2: 29.66        Core3: 74.74        
Core4: 26.70        Core5: 68.06        
Core6: 23.57        Core7: 87.73        
Core8: 21.55        Core9: 21.70        
Core10: 17.70        Core11: 82.73        
Core12: 26.27        Core13: 81.13        
Core14: 25.59        Core15: 78.94        
Core16: 26.36        Core17: 50.31        
Core18: 28.85        Core19: 51.87        
Core20: 20.79        Core21: 50.28        
Core22: 20.82        Core23: 43.64        
Core24: 27.78        Core25: 83.92        
Core26: 23.46        Core27: 78.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 70.29
DDR read Latency(ns)
Socket0: 84590.00
Socket1: 198.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 76.69        
Core2: 19.96        Core3: 74.53        
Core4: 21.91        Core5: 68.39        
Core6: 23.28        Core7: 93.59        
Core8: 19.54        Core9: 26.28        
Core10: 9.78        Core11: 82.90        
Core12: 18.08        Core13: 82.14        
Core14: 17.09        Core15: 79.11        
Core16: 21.51        Core17: 54.00        
Core18: 23.35        Core19: 47.91        
Core20: 30.63        Core21: 57.07        
Core22: 21.98        Core23: 39.33        
Core24: 20.12        Core25: 83.30        
Core26: 21.90        Core27: 82.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 70.84
DDR read Latency(ns)
Socket0: 81670.82
Socket1: 199.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 70.91        
Core2: 19.20        Core3: 73.90        
Core4: 25.96        Core5: 66.67        
Core6: 21.99        Core7: 97.38        
Core8: 16.65        Core9: 22.04        
Core10: 19.79        Core11: 77.91        
Core12: 19.01        Core13: 74.48        
Core14: 10.15        Core15: 79.09        
Core16: 21.49        Core17: 45.91        
Core18: 21.65        Core19: 49.04        
Core20: 21.20        Core21: 45.26        
Core22: 21.93        Core23: 34.02        
Core24: 24.87        Core25: 85.53        
Core26: 21.01        Core27: 78.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.03
Socket1: 68.36
DDR read Latency(ns)
Socket0: 65770.60
Socket1: 207.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 67.12        
Core2: 27.09        Core3: 70.19        
Core4: 22.81        Core5: 59.38        
Core6: 21.57        Core7: 88.18        
Core8: 21.70        Core9: 26.21        
Core10: 9.77        Core11: 74.52        
Core12: 19.45        Core13: 66.63        
Core14: 20.96        Core15: 78.08        
Core16: 23.05        Core17: 45.38        
Core18: 20.79        Core19: 48.12        
Core20: 21.39        Core21: 50.47        
Core22: 19.36        Core23: 29.31        
Core24: 19.23        Core25: 83.65        
Core26: 27.27        Core27: 74.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.30
Socket1: 65.52
DDR read Latency(ns)
Socket0: 76159.37
Socket1: 212.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.21        Core1: 63.34        
Core2: 22.36        Core3: 60.79        
Core4: 24.66        Core5: 53.62        
Core6: 19.32        Core7: 54.27        
Core8: 26.25        Core9: 26.58        
Core10: 20.64        Core11: 68.09        
Core12: 10.38        Core13: 62.93        
Core14: 22.25        Core15: 48.98        
Core16: 28.39        Core17: 39.71        
Core18: 28.32        Core19: 35.61        
Core20: 28.91        Core21: 44.01        
Core22: 28.09        Core23: 23.91        
Core24: 29.33        Core25: 69.54        
Core26: 29.36        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 53.32
DDR read Latency(ns)
Socket0: 100694.48
Socket1: 212.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 62.95        
Core2: 28.58        Core3: 63.98        
Core4: 29.01        Core5: 52.58        
Core6: 30.23        Core7: 55.60        
Core8: 21.52        Core9: 26.28        
Core10: 28.17        Core11: 69.19        
Core12: 23.39        Core13: 68.49        
Core14: 28.21        Core15: 49.98        
Core16: 27.60        Core17: 34.78        
Core18: 28.00        Core19: 37.92        
Core20: 21.93        Core21: 37.11        
Core22: 19.69        Core23: 25.93        
Core24: 28.99        Core25: 70.22        
Core26: 18.25        Core27: 44.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 53.83
DDR read Latency(ns)
Socket0: 99282.36
Socket1: 206.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 37.69        
Core2: 25.18        Core3: 56.03        
Core4: 27.68        Core5: 23.51        
Core6: 28.78        Core7: 50.46        
Core8: 30.99        Core9: 23.08        
Core10: 26.79        Core11: 47.37        
Core12: 25.02        Core13: 56.57        
Core14: 27.64        Core15: 32.12        
Core16: 26.59        Core17: 61.35        
Core18: 25.58        Core19: 37.60        
Core20: 29.79        Core21: 35.76        
Core22: 28.50        Core23: 31.32        
Core24: 28.35        Core25: 43.96        
Core26: 29.95        Core27: 21.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.50
Socket1: 42.02
DDR read Latency(ns)
Socket0: 98057.41
Socket1: 242.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 38.59        
Core2: 23.67        Core3: 57.42        
Core4: 21.10        Core5: 25.54        
Core6: 20.54        Core7: 60.94        
Core8: 23.77        Core9: 22.80        
Core10: 16.98        Core11: 48.75        
Core12: 22.11        Core13: 57.66        
Core14: 23.55        Core15: 36.45        
Core16: 23.22        Core17: 62.88        
Core18: 20.66        Core19: 45.20        
Core20: 26.07        Core21: 33.91        
Core22: 26.59        Core23: 31.49        
Core24: 22.27        Core25: 45.50        
Core26: 9.66        Core27: 21.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 43.70
DDR read Latency(ns)
Socket0: 74545.83
Socket1: 239.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 40.42        
Core2: 10.11        Core3: 57.76        
Core4: 20.66        Core5: 25.27        
Core6: 22.74        Core7: 55.53        
Core8: 19.32        Core9: 23.35        
Core10: 27.75        Core11: 49.78        
Core12: 20.11        Core13: 58.45        
Core14: 15.52        Core15: 34.39        
Core16: 18.76        Core17: 62.94        
Core18: 20.34        Core19: 39.46        
Core20: 26.22        Core21: 37.05        
Core22: 21.45        Core23: 32.37        
Core24: 19.90        Core25: 45.17        
Core26: 23.46        Core27: 22.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 44.03
DDR read Latency(ns)
Socket0: 66199.59
Socket1: 237.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.02        Core1: 41.88        
Core2: 13.83        Core3: 59.69        
Core4: 21.66        Core5: 27.40        
Core6: 21.30        Core7: 47.75        
Core8: 21.97        Core9: 23.56        
Core10: 21.41        Core11: 52.69        
Core12: 28.52        Core13: 57.87        
Core14: 27.66        Core15: 30.52        
Core16: 22.65        Core17: 66.31        
Core18: 22.48        Core19: 44.11        
Core20: 23.28        Core21: 37.01        
Core22: 21.29        Core23: 33.13        
Core24: 20.36        Core25: 41.92        
Core26: 16.68        Core27: 31.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.22
Socket1: 44.39
DDR read Latency(ns)
Socket0: 80433.92
Socket1: 238.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.45        Core1: 49.94        
Core2: 20.00        Core3: 67.72        
Core4: 24.87        Core5: 32.80        
Core6: 18.71        Core7: 54.89        
Core8: 29.46        Core9: 24.23        
Core10: 19.39        Core11: 61.07        
Core12: 28.82        Core13: 61.20        
Core14: 22.80        Core15: 40.48        
Core16: 21.28        Core17: 70.85        
Core18: 21.39        Core19: 55.43        
Core20: 26.67        Core21: 44.12        
Core22: 22.99        Core23: 38.10        
Core24: 20.87        Core25: 55.56        
Core26: 22.76        Core27: 36.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.21
Socket1: 51.47
DDR read Latency(ns)
Socket0: 73633.09
Socket1: 226.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 45.64        
Core2: 21.68        Core3: 65.40        
Core4: 24.02        Core5: 27.36        
Core6: 27.90        Core7: 41.14        
Core8: 23.40        Core9: 23.70        
Core10: 24.03        Core11: 59.11        
Core12: 12.50        Core13: 58.65        
Core14: 28.22        Core15: 39.58        
Core16: 29.46        Core17: 68.30        
Core18: 23.32        Core19: 46.46        
Core20: 26.67        Core21: 38.85        
Core22: 27.02        Core23: 33.23        
Core24: 29.53        Core25: 50.06        
Core26: 30.90        Core27: 30.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 46.84
DDR read Latency(ns)
Socket0: 93098.46
Socket1: 229.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 79.30        
Core2: 22.42        Core3: 88.03        
Core4: 29.34        Core5: 79.49        
Core6: 20.95        Core7: 68.18        
Core8: 18.14        Core9: 37.13        
Core10: 22.41        Core11: 60.92        
Core12: 27.10        Core13: 88.54        
Core14: 22.98        Core15: 78.59        
Core16: 23.60        Core17: 93.52        
Core18: 18.98        Core19: 91.21        
Core20: 10.49        Core21: 90.74        
Core22: 19.15        Core23: 88.34        
Core24: 19.48        Core25: 83.69        
Core26: 23.71        Core27: 95.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 83.57
DDR read Latency(ns)
Socket0: 59722.87
Socket1: 212.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 82.06        
Core2: 30.02        Core3: 90.96        
Core4: 29.20        Core5: 82.00        
Core6: 31.68        Core7: 70.65        
Core8: 30.66        Core9: 39.35        
Core10: 18.59        Core11: 53.90        
Core12: 20.98        Core13: 90.62        
Core14: 23.48        Core15: 83.04        
Core16: 24.02        Core17: 94.17        
Core18: 30.45        Core19: 95.17        
Core20: 21.55        Core21: 92.96        
Core22: 17.32        Core23: 91.13        
Core24: 29.89        Core25: 84.55        
Core26: 30.06        Core27: 94.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.60
Socket1: 85.53
DDR read Latency(ns)
Socket0: 72697.14
Socket1: 215.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 82.27        
Core2: 23.43        Core3: 87.07        
Core4: 22.35        Core5: 84.89        
Core6: 33.13        Core7: 64.46        
Core8: 33.17        Core9: 36.63        
Core10: 26.49        Core11: 59.09        
Core12: 23.46        Core13: 88.38        
Core14: 24.56        Core15: 75.81        
Core16: 23.77        Core17: 92.53        
Core18: 21.40        Core19: 95.37        
Core20: 19.70        Core21: 91.74        
Core22: 18.30        Core23: 88.87        
Core24: 10.10        Core25: 85.69        
Core26: 21.62        Core27: 96.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 84.12
DDR read Latency(ns)
Socket0: 60116.65
Socket1: 216.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 80.51        
Core2: 23.31        Core3: 85.74        
Core4: 24.51        Core5: 91.69        
Core6: 23.87        Core7: 63.86        
Core8: 28.38        Core9: 36.04        
Core10: 20.34        Core11: 62.96        
Core12: 25.75        Core13: 88.19        
Core14: 21.26        Core15: 73.27        
Core16: 18.62        Core17: 92.27        
Core18: 28.57        Core19: 97.41        
Core20: 22.58        Core21: 93.18        
Core22: 9.70        Core23: 87.73        
Core24: 21.03        Core25: 87.56        
Core26: 19.50        Core27: 97.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.89
Socket1: 84.47
DDR read Latency(ns)
Socket0: 59739.43
Socket1: 217.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 78.31        
Core2: 22.48        Core3: 88.23        
Core4: 28.81        Core5: 83.24        
Core6: 24.05        Core7: 63.92        
Core8: 13.57        Core9: 36.80        
Core10: 20.84        Core11: 54.74        
Core12: 24.27        Core13: 87.32        
Core14: 25.12        Core15: 73.76        
Core16: 20.93        Core17: 91.35        
Core18: 20.62        Core19: 94.50        
Core20: 10.11        Core21: 91.96        
Core22: 19.90        Core23: 87.83        
Core24: 22.27        Core25: 88.52        
Core26: 21.04        Core27: 95.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.01
Socket1: 83.18
DDR read Latency(ns)
Socket0: 63852.54
Socket1: 216.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 79.99        
Core2: 20.08        Core3: 88.72        
Core4: 23.42        Core5: 67.31        
Core6: 24.23        Core7: 65.29        
Core8: 22.73        Core9: 37.11        
Core10: 19.83        Core11: 37.59        
Core12: 19.02        Core13: 85.85        
Core14: 23.61        Core15: 75.01        
Core16: 24.11        Core17: 90.24        
Core18: 24.52        Core19: 94.28        
Core20: 9.45        Core21: 91.42        
Core22: 21.08        Core23: 86.32        
Core24: 23.81        Core25: 91.36        
Core26: 21.28        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 81.78
DDR read Latency(ns)
Socket0: 60662.48
Socket1: 218.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 73.76        
Core2: 10.26        Core3: 59.39        
Core4: 21.88        Core5: 34.82        
Core6: 21.85        Core7: 82.08        
Core8: 22.35        Core9: 28.55        
Core10: 19.51        Core11: 44.71        
Core12: 21.47        Core13: 51.31        
Core14: 21.15        Core15: 44.85        
Core16: 27.17        Core17: 42.49        
Core18: 27.93        Core19: 81.70        
Core20: 21.71        Core21: 72.93        
Core22: 25.46        Core23: 74.15        
Core24: 23.30        Core25: 78.83        
Core26: 20.78        Core27: 59.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 61.13
DDR read Latency(ns)
Socket0: 73292.95
Socket1: 215.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 69.34        
Core2: 23.95        Core3: 56.88        
Core4: 10.61        Core5: 33.04        
Core6: 18.57        Core7: 79.57        
Core8: 21.80        Core9: 27.57        
Core10: 18.44        Core11: 40.72        
Core12: 19.00        Core13: 47.09        
Core14: 22.06        Core15: 41.47        
Core16: 17.83        Core17: 39.02        
Core18: 29.14        Core19: 80.26        
Core20: 22.07        Core21: 68.87        
Core22: 23.05        Core23: 71.16        
Core24: 22.98        Core25: 76.38        
Core26: 23.42        Core27: 56.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 58.00
DDR read Latency(ns)
Socket0: 75912.93
Socket1: 215.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.16        Core1: 62.12        
Core2: 23.12        Core3: 54.03        
Core4: 27.43        Core5: 32.57        
Core6: 23.92        Core7: 76.88        
Core8: 21.96        Core9: 23.72        
Core10: 21.75        Core11: 41.40        
Core12: 29.32        Core13: 38.80        
Core14: 27.76        Core15: 39.66        
Core16: 30.22        Core17: 34.64        
Core18: 30.26        Core19: 75.97        
Core20: 29.27        Core21: 65.87        
Core22: 31.23        Core23: 71.16        
Core24: 28.44        Core25: 72.16        
Core26: 28.70        Core27: 43.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 54.58
DDR read Latency(ns)
Socket0: 86858.08
Socket1: 218.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.27        Core1: 66.97        
Core2: 21.36        Core3: 55.95        
Core4: 22.30        Core5: 32.83        
Core6: 30.88        Core7: 81.76        
Core8: 18.66        Core9: 26.20        
Core10: 10.35        Core11: 48.07        
Core12: 21.14        Core13: 41.81        
Core14: 18.56        Core15: 46.13        
Core16: 21.12        Core17: 35.94        
Core18: 26.81        Core19: 75.34        
Core20: 22.20        Core21: 68.32        
Core22: 22.23        Core23: 72.90        
Core24: 21.98        Core25: 72.16        
Core26: 28.75        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.77
Socket1: 57.85
DDR read Latency(ns)
Socket0: 74565.01
Socket1: 223.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.22        Core1: 72.69        
Core2: 21.00        Core3: 58.06        
Core4: 21.71        Core5: 33.66        
Core6: 21.27        Core7: 86.13        
Core8: 9.86        Core9: 29.17        
Core10: 18.30        Core11: 50.36        
Core12: 16.98        Core13: 48.05        
Core14: 21.39        Core15: 48.04        
Core16: 28.68        Core17: 35.71        
Core18: 24.35        Core19: 77.58        
Core20: 20.25        Core21: 69.87        
Core22: 18.94        Core23: 75.77        
Core24: 19.35        Core25: 74.49        
Core26: 28.39        Core27: 55.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.71
Socket1: 60.93
DDR read Latency(ns)
Socket0: 73675.49
Socket1: 220.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.40        Core1: 70.28        
Core2: 28.62        Core3: 55.00        
Core4: 24.12        Core5: 30.09        
Core6: 24.32        Core7: 83.88        
Core8: 22.16        Core9: 25.50        
Core10: 23.82        Core11: 46.64        
Core12: 10.01        Core13: 42.57        
Core14: 19.41        Core15: 42.15        
Core16: 20.20        Core17: 43.48        
Core18: 22.28        Core19: 75.40        
Core20: 21.43        Core21: 68.05        
Core22: 28.96        Core23: 73.16        
Core24: 21.36        Core25: 74.93        
Core26: 24.62        Core27: 51.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.37
Socket1: 58.34
DDR read Latency(ns)
Socket0: 72332.72
Socket1: 223.70
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.14        Core1: 76.41        
Core2: 25.48        Core3: 84.19        
Core4: 18.89        Core5: 74.10        
Core6: 22.55        Core7: 50.46        
Core8: 26.66        Core9: 27.31        
Core10: 21.04        Core11: 29.73        
Core12: 26.13        Core13: 67.77        
Core14: 25.92        Core15: 85.09        
Core16: 29.71        Core17: 102.04        
Core18: 26.64        Core19: 79.39        
Core20: 29.69        Core21: 46.15        
Core22: 10.39        Core23: 78.81        
Core24: 26.51        Core25: 86.46        
Core26: 30.50        Core27: 72.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.18
Socket1: 73.38
DDR read Latency(ns)
Socket0: 79145.09
Socket1: 210.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 74.89        
Core2: 22.27        Core3: 82.09        
Core4: 26.10        Core5: 72.87        
Core6: 23.31        Core7: 51.11        
Core8: 21.46        Core9: 27.22        
Core10: 21.71        Core11: 28.90        
Core12: 9.94        Core13: 65.69        
Core14: 20.61        Core15: 84.70        
Core16: 16.37        Core17: 101.88        
Core18: 20.32        Core19: 78.65        
Core20: 19.57        Core21: 47.12        
Core22: 19.15        Core23: 79.45        
Core24: 14.16        Core25: 83.17        
Core26: 23.87        Core27: 67.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 72.17
DDR read Latency(ns)
Socket0: 78403.56
Socket1: 209.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 74.02        
Core2: 23.08        Core3: 80.97        
Core4: 26.48        Core5: 71.96        
Core6: 28.60        Core7: 47.14        
Core8: 22.80        Core9: 27.62        
Core10: 17.23        Core11: 27.63        
Core12: 17.76        Core13: 65.55        
Core14: 9.69        Core15: 83.60        
Core16: 20.13        Core17: 101.55        
Core18: 21.85        Core19: 77.29        
Core20: 19.86        Core21: 44.60        
Core22: 20.02        Core23: 78.12        
Core24: 22.02        Core25: 82.40        
Core26: 27.19        Core27: 65.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 70.81
DDR read Latency(ns)
Socket0: 65666.61
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 74.84        
Core2: 20.29        Core3: 81.11        
Core4: 25.33        Core5: 72.44        
Core6: 23.44        Core7: 50.85        
Core8: 21.54        Core9: 27.07        
Core10: 22.50        Core11: 29.45        
Core12: 9.14        Core13: 65.45        
Core14: 20.61        Core15: 84.16        
Core16: 19.43        Core17: 101.61        
Core18: 20.35        Core19: 78.46        
Core20: 24.28        Core21: 50.22        
Core22: 24.11        Core23: 79.50        
Core24: 22.54        Core25: 82.43        
Core26: 27.12        Core27: 65.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 71.98
DDR read Latency(ns)
Socket0: 71305.09
Socket1: 209.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 73.80        
Core2: 20.86        Core3: 80.43        
Core4: 21.41        Core5: 71.59        
Core6: 22.59        Core7: 48.56        
Core8: 30.41        Core9: 26.92        
Core10: 28.99        Core11: 28.57        
Core12: 26.38        Core13: 65.40        
Core14: 28.23        Core15: 82.06        
Core16: 31.10        Core17: 100.48        
Core18: 28.34        Core19: 77.88        
Core20: 28.78        Core21: 43.54        
Core22: 27.64        Core23: 76.62        
Core24: 25.97        Core25: 81.67        
Core26: 27.81        Core27: 64.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 70.51
DDR read Latency(ns)
Socket0: 89142.46
Socket1: 209.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 73.72        
Core2: 23.86        Core3: 80.74        
Core4: 22.42        Core5: 71.29        
Core6: 28.73        Core7: 41.81        
Core8: 28.04        Core9: 27.07        
Core10: 21.57        Core11: 27.91        
Core12: 19.87        Core13: 64.91        
Core14: 23.98        Core15: 83.70        
Core16: 27.16        Core17: 100.48        
Core18: 21.99        Core19: 77.58        
Core20: 10.02        Core21: 36.81        
Core22: 20.54        Core23: 75.47        
Core24: 21.61        Core25: 81.87        
Core26: 20.34        Core27: 62.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 69.34
DDR read Latency(ns)
Socket0: 83309.20
Socket1: 209.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 32.14        
Core2: 25.75        Core3: 29.49        
Core4: 9.99        Core5: 52.38        
Core6: 18.21        Core7: 57.77        
Core8: 18.78        Core9: 23.24        
Core10: 17.94        Core11: 56.50        
Core12: 19.17        Core13: 40.34        
Core14: 12.59        Core15: 34.75        
Core16: 19.27        Core17: 52.56        
Core18: 19.77        Core19: 29.05        
Core20: 20.59        Core21: 54.19        
Core22: 30.03        Core23: 29.06        
Core24: 20.47        Core25: 35.69        
Core26: 29.60        Core27: 56.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.70
Socket1: 41.18
DDR read Latency(ns)
Socket0: 90038.54
Socket1: 250.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 35.79        
Core2: 36.49        Core3: 32.93        
Core4: 30.00        Core5: 56.77        
Core6: 28.55        Core7: 70.94        
Core8: 14.10        Core9: 26.94        
Core10: 30.63        Core11: 60.74        
Core12: 29.51        Core13: 75.25        
Core14: 30.02        Core15: 42.87        
Core16: 30.59        Core17: 64.71        
Core18: 29.76        Core19: 32.62        
Core20: 31.78        Core21: 68.16        
Core22: 31.62        Core23: 32.79        
Core24: 29.53        Core25: 37.77        
Core26: 30.13        Core27: 79.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 49.26
DDR read Latency(ns)
Socket0: 100041.33
Socket1: 234.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 38.06        
Core2: 20.06        Core3: 27.82        
Core4: 27.66        Core5: 60.18        
Core6: 9.81        Core7: 81.71        
Core8: 15.98        Core9: 30.47        
Core10: 19.32        Core11: 62.18        
Core12: 21.24        Core13: 82.58        
Core14: 18.37        Core15: 38.94        
Core16: 29.69        Core17: 76.24        
Core18: 21.67        Core19: 37.80        
Core20: 22.48        Core21: 81.18        
Core22: 18.69        Core23: 32.56        
Core24: 20.87        Core25: 39.47        
Core26: 23.11        Core27: 94.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.79
Socket1: 53.81
DDR read Latency(ns)
Socket0: 62639.59
Socket1: 233.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 57.25        
Core2: 23.91        Core3: 39.08        
Core4: 20.96        Core5: 60.72        
Core6: 14.52        Core7: 90.81        
Core8: 10.74        Core9: 32.55        
Core10: 19.37        Core11: 68.94        
Core12: 22.09        Core13: 86.45        
Core14: 18.69        Core15: 34.39        
Core16: 22.25        Core17: 78.43        
Core18: 27.58        Core19: 40.16        
Core20: 18.61        Core21: 81.61        
Core22: 22.05        Core23: 39.91        
Core24: 18.58        Core25: 53.99        
Core26: 26.95        Core27: 97.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.37
Socket1: 60.53
DDR read Latency(ns)
Socket0: 69929.92
Socket1: 224.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.61        Core1: 60.58        
Core2: 18.44        Core3: 42.11        
Core4: 24.91        Core5: 63.64        
Core6: 10.01        Core7: 93.82        
Core8: 12.95        Core9: 33.95        
Core10: 19.93        Core11: 70.22        
Core12: 18.52        Core13: 88.50        
Core14: 19.30        Core15: 40.53        
Core16: 19.98        Core17: 77.82        
Core18: 23.11        Core19: 40.70        
Core20: 30.79        Core21: 86.34        
Core22: 22.23        Core23: 42.62        
Core24: 21.68        Core25: 58.20        
Core26: 21.84        Core27: 100.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.84
Socket1: 63.65
DDR read Latency(ns)
Socket0: 72715.62
Socket1: 225.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.96        Core1: 56.95        
Core2: 23.77        Core3: 42.31        
Core4: 24.07        Core5: 63.80        
Core6: 26.10        Core7: 92.32        
Core8: 19.45        Core9: 32.49        
Core10: 20.95        Core11: 68.78        
Core12: 9.66        Core13: 86.83        
Core14: 19.47        Core15: 41.34        
Core16: 21.23        Core17: 79.79        
Core18: 21.28        Core19: 37.61        
Core20: 23.69        Core21: 81.04        
Core22: 16.20        Core23: 42.17        
Core24: 17.94        Core25: 58.77        
Core26: 18.61        Core27: 99.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 62.46
DDR read Latency(ns)
Socket0: 71855.25
Socket1: 226.68
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.09        Core1: 34.71        
Core2: 23.08        Core3: 42.03        
Core4: 20.71        Core5: 35.30        
Core6: 20.98        Core7: 58.93        
Core8: 24.42        Core9: 20.56        
Core10: 14.32        Core11: 37.44        
Core12: 29.98        Core13: 32.70        
Core14: 29.78        Core15: 48.82        
Core16: 32.09        Core17: 26.89        
Core18: 24.74        Core19: 26.37        
Core20: 25.73        Core21: 24.94        
Core22: 21.54        Core23: 29.21        
Core24: 22.13        Core25: 35.45        
Core26: 20.00        Core27: 31.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.43
Socket1: 36.16
DDR read Latency(ns)
Socket0: 70138.95
Socket1: 249.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.75        Core1: 36.58        
Core2: 19.56        Core3: 40.69        
Core4: 20.68        Core5: 33.12        
Core6: 23.14        Core7: 60.43        
Core8: 22.48        Core9: 19.44        
Core10: 20.08        Core11: 34.55        
Core12: 22.34        Core13: 32.81        
Core14: 31.27        Core15: 53.40        
Core16: 27.57        Core17: 27.12        
Core18: 16.72        Core19: 26.03        
Core20: 24.40        Core21: 24.01        
Core22: 26.38        Core23: 28.55        
Core24: 20.56        Core25: 34.55        
Core26: 19.55        Core27: 30.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 35.98
DDR read Latency(ns)
Socket0: 74592.83
Socket1: 257.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 44.32        
Core2: 25.80        Core3: 43.17        
Core4: 31.31        Core5: 34.07        
Core6: 19.74        Core7: 62.88        
Core8: 27.41        Core9: 21.13        
Core10: 21.10        Core11: 35.76        
Core12: 18.80        Core13: 32.55        
Core14: 23.64        Core15: 75.85        
Core16: 20.05        Core17: 28.64        
Core18: 17.89        Core19: 25.40        
Core20: 29.89        Core21: 24.18        
Core22: 22.17        Core23: 27.81        
Core24: 9.41        Core25: 34.18        
Core26: 16.91        Core27: 31.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.59
Socket1: 38.38
DDR read Latency(ns)
Socket0: 68314.40
Socket1: 259.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 47.27        
Core2: 30.78        Core3: 45.51        
Core4: 29.50        Core5: 41.18        
Core6: 29.11        Core7: 64.03        
Core8: 18.83        Core9: 21.45        
Core10: 20.44        Core11: 36.53        
Core12: 21.46        Core13: 34.24        
Core14: 18.27        Core15: 75.95        
Core16: 30.51        Core17: 35.01        
Core18: 31.10        Core19: 26.30        
Core20: 24.57        Core21: 28.90        
Core22: 21.36        Core23: 28.57        
Core24: 29.79        Core25: 36.20        
Core26: 31.87        Core27: 32.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.03
Socket1: 41.29
DDR read Latency(ns)
Socket0: 87607.03
Socket1: 245.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 44.81        
Core2: 23.85        Core3: 46.79        
Core4: 20.79        Core5: 35.18        
Core6: 24.90        Core7: 62.87        
Core8: 21.03        Core9: 21.83        
Core10: 21.91        Core11: 37.11        
Core12: 20.29        Core13: 33.27        
Core14: 19.02        Core15: 75.59        
Core16: 9.84        Core17: 28.34        
Core18: 19.89        Core19: 25.57        
Core20: 20.95        Core21: 24.30        
Core22: 28.90        Core23: 30.62        
Core24: 28.36        Core25: 34.69        
Core26: 32.70        Core27: 31.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 39.32
DDR read Latency(ns)
Socket0: 81065.28
Socket1: 253.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.32        Core1: 29.94        
Core2: 26.13        Core3: 39.28        
Core4: 20.86        Core5: 26.66        
Core6: 10.22        Core7: 56.61        
Core8: 22.05        Core9: 20.37        
Core10: 20.54        Core11: 27.35        
Core12: 13.91        Core13: 31.23        
Core14: 21.22        Core15: 40.64        
Core16: 21.20        Core17: 23.69        
Core18: 21.70        Core19: 23.04        
Core20: 20.61        Core21: 21.16        
Core22: 21.78        Core23: 26.03        
Core24: 26.16        Core25: 21.45        
Core26: 22.82        Core27: 20.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.75
Socket1: 30.67
DDR read Latency(ns)
Socket0: 70125.67
Socket1: 287.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 10.71        
Core2: 29.60        Core3: 24.42        
Core4: 30.01        Core5: 14.54        
Core6: 31.17        Core7: 48.29        
Core8: 32.13        Core9: 16.33        
Core10: 29.72        Core11: 50.24        
Core12: 28.80        Core13: 40.47        
Core14: 13.21        Core15: 16.56        
Core16: 31.63        Core17: 18.11        
Core18: 29.42        Core19: 49.43        
Core20: 22.14        Core21: 24.01        
Core22: 33.41        Core23: 26.96        
Core24: 29.82        Core25: 15.94        
Core26: 32.71        Core27: 30.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 23.49
DDR read Latency(ns)
Socket0: 88141.41
Socket1: 399.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.64        Core1: 10.81        
Core2: 19.00        Core3: 24.64        
Core4: 10.42        Core5: 15.12        
Core6: 14.44        Core7: 49.01        
Core8: 23.67        Core9: 16.34        
Core10: 16.99        Core11: 48.72        
Core12: 24.67        Core13: 39.95        
Core14: 21.31        Core15: 17.18        
Core16: 29.82        Core17: 18.02        
Core18: 29.73        Core19: 48.45        
Core20: 19.26        Core21: 23.54        
Core22: 26.75        Core23: 26.71        
Core24: 27.62        Core25: 16.35        
Core26: 22.91        Core27: 28.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.97
Socket1: 23.47
DDR read Latency(ns)
Socket0: 71843.49
Socket1: 387.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.51        Core1: 10.60        
Core2: 25.95        Core3: 24.41        
Core4: 17.94        Core5: 14.56        
Core6: 10.17        Core7: 47.58        
Core8: 23.53        Core9: 16.33        
Core10: 19.32        Core11: 46.95        
Core12: 20.51        Core13: 39.44        
Core14: 20.66        Core15: 16.81        
Core16: 20.17        Core17: 18.05        
Core18: 21.18        Core19: 46.05        
Core20: 18.29        Core21: 23.69        
Core22: 18.06        Core23: 26.20        
Core24: 20.03        Core25: 15.88        
Core26: 19.81        Core27: 26.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.46
Socket1: 22.45
DDR read Latency(ns)
Socket0: 63816.74
Socket1: 421.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 9.80        
Core2: 31.17        Core3: 21.27        
Core4: 18.67        Core5: 12.08        
Core6: 16.76        Core7: 29.64        
Core8: 9.96        Core9: 15.55        
Core10: 18.47        Core11: 38.70        
Core12: 20.17        Core13: 26.67        
Core14: 18.36        Core15: 15.35        
Core16: 21.43        Core17: 16.14        
Core18: 20.47        Core19: 34.13        
Core20: 21.33        Core21: 24.73        
Core22: 26.54        Core23: 23.63        
Core24: 20.15        Core25: 13.88        
Core26: 22.49        Core27: 23.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 17.73
DDR read Latency(ns)
Socket0: 70287.60
Socket1: 670.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 9.62        
Core2: 23.37        Core3: 20.55        
Core4: 12.40        Core5: 11.63        
Core6: 16.97        Core7: 29.74        
Core8: 9.50        Core9: 15.51        
Core10: 20.56        Core11: 35.63        
Core12: 16.89        Core13: 25.78        
Core14: 21.98        Core15: 15.21        
Core16: 18.56        Core17: 15.34        
Core18: 18.21        Core19: 30.80        
Core20: 30.15        Core21: 24.83        
Core22: 31.46        Core23: 23.48        
Core24: 20.22        Core25: 13.45        
Core26: 26.68        Core27: 22.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.89
Socket1: 16.97
DDR read Latency(ns)
Socket0: 78772.20
Socket1: 772.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.71        Core1: 9.58        
Core2: 29.58        Core3: 20.57        
Core4: 22.44        Core5: 11.65        
Core6: 28.92        Core7: 25.53        
Core8: 26.45        Core9: 15.52        
Core10: 20.70        Core11: 34.97        
Core12: 15.69        Core13: 23.88        
Core14: 30.43        Core15: 15.46        
Core16: 29.68        Core17: 15.75        
Core18: 30.49        Core19: 30.07        
Core20: 30.82        Core21: 21.03        
Core22: 31.16        Core23: 23.54        
Core24: 20.31        Core25: 13.75        
Core26: 28.21        Core27: 18.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 16.53
DDR read Latency(ns)
Socket0: 84105.14
Socket1: 859.64
