QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 10:28:54 on Oct 22,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/ALU/Branch.vhd proj/src/ALU/mux_16t1.vhd proj/src/ALU/carry_adder_N_over.vhd proj/src/ALU/AddSub_overflow.vhd proj/src/ALU/ALU_Total.vhd proj/src/extender/butter_extender_Nt32.vhd proj/src/fetch/PC.vhd proj/src/fetch/mux2t1_N.vhd proj/src/fetch/Left_Shifter.vhd proj/src/fetch/fetch.vhd proj/src/barrel_shifter/barrel_shifter.vhd proj/src/Lab2_components/dffg.vhd proj/src/Lab2_components/Extenders/extender_Nt32.vhd proj/src/Lab2_components/Lab1/mux2t1_N.vhd proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd proj/src/Lab2_components/Lab1/invg.vhd proj/src/Lab2_components/Lab1/andg2.vhd proj/src/Lab2_components/Lab1/RegLd.vhd proj/src/Lab2_components/Lab1/Adder.vhd proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd proj/src/Lab2_components/Lab1/Reg.vhd proj/src/Lab2_components/Lab1/xorg2.vhd proj/src/Lab2_components/Lab1/Multiplier.vhd proj/src/Lab2_components/Lab1/org2.vhd proj/src/Lab2_components/Lab1/Adder/full_adder.vhd proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd proj/src/Lab2_components/RegFile/decoder_5t32.vhd proj/src/Lab2_components/RegFile/RV32_regFile.vhd proj/src/Lab2_components/RegFile/mux_32t1.vhd proj/src/Lab2_components/RegFile/dffg_N.vhd proj/src/control/control.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mem.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(31): (vcom-1615) Existing package body 'RISCV_types(body)' at line 31 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity Branch
-- Compiling architecture structural of Branch
-- Compiling entity mux_16t1
-- Compiling architecture Behavioral of mux_16t1
-- Compiling entity carry_adder_N_over
-- Compiling architecture structural of carry_adder_N_over
-- Compiling entity AddSub_overflow
-- Compiling architecture structural of AddSub_overflow
-- Compiling entity ALU_Total
-- Compiling architecture structural of ALU_Total
-- Loading package NUMERIC_STD
-- Compiling entity butter_extender_Nt32
-- Compiling architecture GenerateBased of butter_extender_Nt32
-- Compiling entity PC
-- Compiling architecture structural of PC
** Error: (vcom-11) Could not find work.dffg_n.
** Error (suppressible): proj/src/fetch/PC.vhd(25): (vcom-1195) Cannot find expanded name "work.dffg_N".
** Error: proj/src/fetch/PC.vhd(25): Unknown expanded name.
** Note: proj/src/fetch/PC.vhd(35): VHDL Compiler exiting
End time: 10:28:54 on Oct 22,2025, Elapsed time: 0:00:00
Errors: 3, Warnings: 2
