<inh f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='134' c='_ZNK4llvm12MCAsmBackend33requiresDiffExpressionRelocationsEv'/>
<def f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.h' l='55' ll='57' type='bool llvm::RISCVAsmBackend::requiresDiffExpressionRelocations() const'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.h' l='52'>// Generate diff expression relocations if the relax feature is enabled or had
  // previously been enabled, otherwise it is safe for the assembler to
  // calculate these internally.</doc>
