// Seed: 4235723269
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri   id_3
);
  always repeat (id_2) @(-1);
  assign id_3 = -1'b0;
  assign module_1.id_3 = 0;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd12
) (
    input  wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri1 id_3
);
  wire id_5;
  xnor primCall (id_3, id_1, id_5, id_6, id_8);
  logic [7:0] id_6;
  assign id_6 = id_1;
  wire _id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3
  );
endmodule
