#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug  3 11:34:20 2022
# Process ID: 6332
# Current directory: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5032 C:\Users\ehgartns\Documents\new_pq_repo\auto_ra_pq_16 bit\auto_ra_pq_16_project.xpr
# Log file: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/vivado.log
# Journal file: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1075.926 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" Line 18. Module ra_pq_s_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_s_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 -notrace
couldn't read file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  3 11:35:50 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.926 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/U_PQ_IF_RD}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1075.926 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.926 ; gain = 0.000
run all
$stop called at time : 6411 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 52
export_ip_user_files -of_objects  [get_files {{C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" Line 18. Module ra_pq_s_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_s_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1075.926 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/U_PQ_IF_RD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.090 ; gain = 2.148
run all
$stop called at time : 6411 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 52
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'dev' is not declared [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq.sv:17]
ERROR: [VRFC 10-3351] formal port 'di' cannot connect to a modport or interface instance actual [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv}}
WARNING: [filemgmt 56-12] File 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3352] formal port 'ti' expects a modport or interface instance actual [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv:23]
ERROR: [VRFC 10-3352] formal port 'di' expects a modport or interface instance actual [C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq.sv:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" Line 18. Module ra_pq_s_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_s_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1818.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1818.914 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/U_PQ_IF_RD}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.914 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 45
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_S/Initial43_5  Scope: core_sim.DUV.U_RA_PQ_S  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv Line: 46
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1818.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" Line 18. Module ra_pq_s_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_s_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1818.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1818.914 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/U_PQ_IF_RD}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/auto_ra_pq_16_project.sim/sim_1/behav/xsim'
"xelab -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f99c1d9294c645419c765324a4a2410e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/pq_rd_if.sv" Line 13. Module pq_rd_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq_s test/ra_pq_s.sv" Line 18. Module ra_pq_s_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/ra_pq test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_rd_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_s_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1818.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1818.914 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.914 ; gain = 0.000
run all
$stop called at time : 10011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_ra_pq_16 bit/RTL/core_sim.sv" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  3 14:09:13 2022...
