
*** Running vivado
    with args -log design_main_project_design_debouncer_wrapper_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_project_design_debouncer_wrapper_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_main_project_design_debouncer_wrapper_0_1.tcl -notrace
Command: synth_design -top design_main_project_design_debouncer_wrapper_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 295.754 ; gain = 85.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_debouncer_wrapper_0_1' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/synth/design_main_project_design_debouncer_wrapper_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_wrapper' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/c2d6/imports/hdl/design_debouncer_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_debouncer' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/c2d6/bd/design_debouncer/hdl/design_debouncer.v:13]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xlconstant_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xlconstant_0_0/sim/design_debouncer_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xlconstant_0_0' (2#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xlconstant_0_0/sim/design_debouncer_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_dff_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_0_0/synth/design_debouncer_xup_dff_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_dff' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/62e1/src/xup_dff.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_dff' (3#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/62e1/src/xup_dff.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_dff_0_0' (4#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_0_0/synth/design_debouncer_xup_dff_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_dff_0_1' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_0_1/synth/design_debouncer_xup_dff_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_dff_0_1' (5#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_0_1/synth/design_debouncer_xup_dff_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_dff_en_reset_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_en_reset_0_0/synth/design_debouncer_xup_dff_en_reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_dff_en_reset' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/37a5/src/xup_dff_en_reset.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_dff_en_reset' (6#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/37a5/src/xup_dff_en_reset.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_dff_en_reset_0_0' (7#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_dff_en_reset_0_0/synth/design_debouncer_xup_dff_en_reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_or2_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_or2_0_0/synth/design_debouncer_xup_or2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or2' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/c3d7/src/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or2' (8#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/c3d7/src/xup_or2.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_or2_0_0' (9#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_or2_0_0/synth/design_debouncer_xup_or2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_xor2_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_xor2_0_0/synth/design_debouncer_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/7294/src/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (10#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ipshared/7294/src/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_xor2_0_0' (11#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_xor2_0_0/synth/design_debouncer_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_debouncer_xup_xor2_0_1' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_xor2_0_1/synth/design_debouncer_xup_xor2_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_xup_xor2_0_1' (12#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/ip/design_debouncer_xup_xor2_0_1/synth/design_debouncer_xup_xor2_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer' (13#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/c2d6/bd/design_debouncer/hdl/design_debouncer.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_debouncer_wrapper' (14#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/c2d6/imports/hdl/design_debouncer_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_debouncer_wrapper_0_1' (15#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/synth/design_main_project_design_debouncer_wrapper_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 333.133 ; gain = 123.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 333.133 ; gain = 123.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/design_debouncer_ooc.xdc] for cell 'inst/design_debouncer_i'
Finished Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/design_debouncer_ooc.xdc] for cell 'inst/design_debouncer_i'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/design_main_project_design_debouncer_wrapper_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/design_main_project_design_debouncer_wrapper_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 561.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 561.859 ; gain = 351.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 561.859 ; gain = 351.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_dff_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_dff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_dff_en_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_debouncer_i/xup_xor2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 561.859 ; gain = 351.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 561.859 ; gain = 351.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xup_dff_en_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 561.859 ; gain = 351.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 580.309 ; gain = 370.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 580.309 ; gain = 370.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     1|
|3     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------------+------+
|      |Instance                 |Module                                |Cells |
+------+-------------------------+--------------------------------------+------+
|1     |top                      |                                      |     7|
|2     |  inst                   |design_debouncer_wrapper              |     7|
|3     |    design_debouncer_i   |design_debouncer                      |     7|
|4     |      xlconstant_0       |design_debouncer_xlconstant_0_0       |     0|
|5     |      xup_dff_0          |design_debouncer_xup_dff_0_0          |     1|
|6     |        inst             |xup_dff_0                             |     1|
|7     |      xup_dff_1          |design_debouncer_xup_dff_0_1          |     1|
|8     |        inst             |xup_dff                               |     1|
|9     |      xup_dff_en_reset_0 |design_debouncer_xup_dff_en_reset_0_0 |     2|
|10    |        inst             |xup_dff_en_reset                      |     2|
|11    |      xup_or2_0          |design_debouncer_xup_or2_0_0          |     1|
|12    |      xup_xor2_0         |design_debouncer_xup_xor2_0_0         |     1|
|13    |      xup_xor2_1         |design_debouncer_xup_xor2_0_1         |     1|
+------+-------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 599.617 ; gain = 389.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 599.617 ; gain = 150.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 599.617 ; gain = 389.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/design_debouncer_ooc.xdc] for cell 'inst/design_debouncer_i'
Finished Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/bd/design_debouncer/design_debouncer_ooc.xdc] for cell 'inst/design_debouncer_i'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 604.641 ; gain = 384.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/life/project_1/project_1.runs/design_main_project_design_debouncer_wrapper_0_1_synth_1/design_main_project_design_debouncer_wrapper_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_debouncer_wrapper_0_1/design_main_project_design_debouncer_wrapper_0_1.xci
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/life/project_1/project_1.runs/design_main_project_design_debouncer_wrapper_0_1_synth_1/design_main_project_design_debouncer_wrapper_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 604.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 16:29:25 2019...
