/// Auto-generated register definitions for DACC
/// Device: ATSAMV71Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71q21::dacc {

// ============================================================================
// DACC - Digital-to-Analog Converter Controller
// Base Address: 0x40040000
// ============================================================================

/// DACC Register Structure
struct DACC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Trigger Register
    /// Offset: 0x0008
    volatile uint32_t TRIGR;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// Channel Enable Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t CHER;

    /// Channel Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t CHDR;

    /// Channel Status Register
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t CHSR;

    /// Conversion Data Register 0
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t CDR[%s];
    uint8_t RESERVED_0020[4]; ///< Reserved

    /// Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0034[96]; ///< Reserved

    /// Analog Current Register
    /// Offset: 0x0094
    volatile uint32_t ACR;
    uint8_t RESERVED_0098[76]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[16]; ///< Reserved

    /// Version Register
    /// Offset: 0x00FC
    /// Access: read-only
    volatile uint32_t VERSION;
};

static_assert(sizeof(DACC_Registers) >= 256, "DACC_Registers size mismatch");

/// DACC peripheral instance
constexpr DACC_Registers* DACC = 
    reinterpret_cast<DACC_Registers*>(0x40040000);

}  // namespace alloy::hal::atmel::samv71::atsamv71q21::dacc
