{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:u5HHmVD_uO8C", "title": "Low complexity design of ripple carry and Brent\u2013Kung adders in QCA", "published_by": "IEEE Transactions on nanotechnology 11 (1), 105-119, 2011", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10606528972896962212", "cited_by": 243.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:u-x6o8ySG0sC", "title": "Efficient design of a hybrid adder in quantum-dot cellular automata", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 19 (9\u00a0\u2026, 2010", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4626137955354796990", "cited_by": 135.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:_FxGoFyzp5QC", "title": "New decomposition theorems on majority logic for low-delay adder designs in quantum dot cellular automata", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 59 (10), 678-682, 2012", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17843505885878710408", "cited_by": 90.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:ULOm3_A8WrAC", "title": "Security vulnerabilities of unmanned aerial vehicles and countermeasures: An experimental study", "published_by": "2018 31st international conference on VLSI design and 2018 17th\u00a0\u2026, 2018", "authors": ["V Dey", "V Pudi", "A Chattopadhyay", "Y Elovici"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1390078700413777875", "cited_by": 75.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:d1gkVwhDpl0C", "title": "Efficient multiternary digit adder design in CNTFET technology", "published_by": "IEEE transactions on Nanotechnology 12 (3), 283-287, 2013", "authors": ["K Sridharan", "S Gurindagunta", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17303246129501474073", "cited_by": 63.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:qjMakFHDy7sC", "title": "Design of arithmetic circuits in quantum dot cellular automata nanotechnology", "published_by": "Springer International Publishing 599, 1-71, 2015", "authors": ["K Sridharan", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1299836602645185916", "cited_by": 54.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:9yKSN-GCB0IC", "title": "A bit-serial pipelined architecture for high-performance DHT computation in quantum-dot cellular automata", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7923130090922719628", "cited_by": 48.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:4DMP91E08xMC", "title": "Lightweight secure-boot architecture for risc-v system-on-chip", "published_by": "20th International Symposium on Quality Electronic Design (ISQED), 216-223, 2019", "authors": ["J Haj-Yahya", "MM Wong", "V Pudi", "S Bhasin", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8845204144183839852", "cited_by": 31.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:KlAtU1dfN6UC", "title": "Secure and lightweight compressive sensing using stream cipher", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 65 (3), 371-375, 2017", "authors": ["V Pudi", "A Chattopadhyay", "KY Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=223078769054346448", "cited_by": 29.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:kNdYIx-mwKoC", "title": "Majority logic formulations for parallel adder designs at reduced delay and circuit complexity", "published_by": "IEEE transactions on computers 66 (10), 1824-1830, 2017", "authors": ["V Pudi", "K Sridharan", "F Lombardi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4398579628243764765", "cited_by": 29.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:aqlVkmm33-oC", "title": "CoLPUF: a novel configurable LFSR-based PUF", "published_by": "2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 358-361, 2018", "authors": ["B Srinivasu", "P Vikramkumar", "A Chattopadhyay", "KY Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6510086304722809727", "cited_by": 24.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:M3ejUd6NZC8C", "title": "New majority gate-based parallel BCD adder designs for quantum-dot cellular automata", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 66 (7), 1232-1236, 2018", "authors": ["T Zhang", "V Pudi", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2762160323944987088", "cited_by": 23.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:4TOpqqG69KYC", "title": "An FPGA-based brain computer interfacing using compressive sensing and machine learning", "published_by": "2018 IEEE computer society annual symposium on VLSI (ISVLSI), 726-731, 2018", "authors": ["RR Shrivastwa", "V Pudi", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5377535996942723702", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:2osOgNQ5qMEC", "title": "Efficient design of Baugh-Wooley multiplier in quantum-dot cellular automata", "published_by": "2013 13th IEEE International conference on nanotechnology (IEEE-NANO 2013\u00a0\u2026, 2013", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12778761897843173110", "cited_by": 20.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:5nxA0vEk-isC", "title": "CORDIC-based azimuth calculation and obstacle tracing via optimal sensor placement on a mobile robot", "published_by": "IEEE/ASME Transactions on Mechatronics 21 (5), 2317-2329, 2015", "authors": ["P Vyas", "L Vachhani", "K Sridharan", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8578744942082560418", "cited_by": 19.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:mVmsd5A6BfQC", "title": "A brain\u2013computer interface framework based on compressive sensing and deep learning", "published_by": "IEEE Consumer Electronics Magazine 9 (3), 90-96, 2020", "authors": ["RR Shrivastwa", "V Pudi", "C Duo", "R So", "A Chattopadhyay", "G Cuntai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=260010462260555634", "cited_by": 15.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:3fE2CSJIrl8C", "title": "SHA-3 implementation using ReRAM based in-memory computing architecture", "published_by": "2017 18th International Symposium on Quality Electronic Design (ISQED), 325-330, 2017", "authors": ["D Bhattacharjee", "V Pudi", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12905485149261438088", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:roLk4NBRz8UC", "title": "Efficient QCA design of single-bit and multi-bit subtractors", "published_by": "2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013\u00a0\u2026, 2013", "authors": ["V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1880818479292902857", "cited_by": 13.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:TQgYirikUcIC", "title": "A novel in-memory wallace tree multiplier architecture using majority logic", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 69 (3), 1148-1158, 2021", "authors": ["V Lakshmi", "J Reuben", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=447015141520388735", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&citation_for_view=Gz9yzh4AAAAJ:qxL8FJ1GzNcC", "title": "Lightweight and high performance SHA-256 using architectural folding and 4-2 adder compressor", "published_by": "2018 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2018", "authors": ["MM Wong", "V Pudi", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16601747531148235232", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:YsMSGLbcyi4C", "title": "Very large\u2010scale integration architecture for video stabilisation and implementation on a field programmable gate array\u2010based autonomous vehicle", "published_by": "IET Computer Vision 9 (4), 559-569, 2015", "authors": ["T Nou\u2010Shene", "V Pudi", "K Sridharan", "V Thomas", "J Arthi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15857743191304443901", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:YOwf2qJgpHMC", "title": "Efficient and lightweight quantized compressive sensing using \u03bc-law", "published_by": "2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018", "authors": ["V Pudi", "A Chattopadhyay", "KY Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6291417748984710620", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:e5wmG9Sq2KIC", "title": "Hardware implementation of spoc-128", "published_by": "Cryptology ePrint Archive, 2022", "authors": ["A Sathvik", "T Rahul", "A Baksi", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4899696562126612910", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:R3hNpaxXUhUC", "title": "Low-complexity arithmetic circuit design in carbon nanotube field effect transistor technology", "published_by": "Springer Nature, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9068607834478494307", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:_kc_bZDykSQC", "title": "Lightweight ASIC implementation of AEGIS-128", "published_by": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 251-256, 2018", "authors": ["A Baksi", "V Pudi", "S Mandal", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2677876578593182354", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:0EnyYjriUFMC", "title": "FPGA based cyber security protocol for automated traffic monitoring systems: proposal and implementation", "published_by": "2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 18-23, 2016", "authors": ["A Chattopadhyay", "V Pudi", "A Baksi", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9543990673858924380", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:bEWYMUwI8FkC", "title": "A Tutorial on QCADesigner", "published_by": "Design of Arithmetic Circuits in Quantum Dot Cellular Automata\u00a0\u2026, 2015", "authors": ["K Sridharan", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16068540438863020281", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:LkGwnXOMwfcC", "title": "Efficient VLSI architectures for the Hadamard transform based on offset-binary coding and ROM decomposition", "published_by": "2011 IEEE Computer Society Annual Symposium on VLSI, 347-348, 2011", "authors": ["BS Kumar", "V Pudi", "K Sridharan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1883701582154268881", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:_Qo2XoVZTnwC", "title": "Design of Low Area and Low Power Systolic Serial Parallel Multiplier using CNTFETs", "published_by": "2021 IEEE International Symposium on Smart Electronic Systems (iSES), 139-142, 2021", "authors": ["KBD Kumar", "LBP Reddy", "V Pudi", "S Bodapati"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7595227454530888478", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:mB3voiENLucC", "title": "Cyber security protocol for secure traffic monitoring systems using puf-based key management", "published_by": "2020 IEEE International Symposium on Smart Electronic Systems (iSES\u00a0\u2026, 2020", "authors": ["V Pudi", "S Bodapati", "S Kumar", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14083062331719837192", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:Zph67rFs4hoC", "title": "Approximate compressed sensing for hardware-efficient image compression", "published_by": "2017 30th IEEE International System-on-Chip Conference (SOCC), 340-345, 2017", "authors": ["SP Kadiyala", "VK Pudi", "SK Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12736021141675756245", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:MXK_kJrjxJIC", "title": "Modified projected landweber method for compressive-sensing reconstruction of images with non-orthogonal matrices", "published_by": "2016 International Symposium on Integrated Circuits (ISIC), 1-4, 2016", "authors": ["V Pudi", "A Chattopadhyay", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5528775652034423786", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:RHpTSmoSYBkC", "title": "Inner product computation in-Memory using distributed arithmetic", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 69 (11), 4546-4557, 2022", "authors": ["V Lakshmi", "V Pudi", "J Reuben"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6626566354183519898", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:hFOr9nPyWt4C", "title": "The Road Ahead", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9211623412277924122", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:r0BpntZqJG4C", "title": "A Configurable Multi Source Clock Tree Synthesis For High Frequency Network On Chips", "published_by": "2023 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2023", "authors": ["V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:j3f4tGmQtD8C", "title": "Design of Energy Efficient and Low Delay Posit Multiplier", "published_by": "2023 36th International Conference on VLSI Design and 2023 22nd\u00a0\u2026, 2023", "authors": ["RS Haripriya", "K Puli", "SRR Annapalli", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:4JMBOYKVnBMC", "title": "Majority Logic Based In-Memory Comparator", "published_by": "2022 IEEE International Conference on Semiconductor Electronics (ICSE), 105-108, 2022", "authors": ["V Lakshmi", "J Reuben", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:HDshCWvjkbEC", "title": "Design of Energy-Efficient TSPC based D Flip-flop for CNTFET Technology", "published_by": "2021 25th International Symposium on VLSI Design and Test (VDAT), 1-4, 2021", "authors": ["KLBP Reddy", "KBD Kumar", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:qUcmZB5y_30C", "title": "CNTFET-Based Design of a Single Ternary Digit Adder", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:IWHjjKOFINEC", "title": "Simulation Studies", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:ZeXyd9-uunAC", "title": "CNTFET-Based Design of a Ternary Multiplier", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:L8Ckcad2t8MC", "title": "CNTFET-Based Circuits for Basic Logic Elements", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:7PzlFSSx8tAC", "title": "CNTFET-Based Design of a Multi-ternary Digit Adder", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:dhFuZR0502QC", "title": "Basics of CNTFET and Ternary Logic", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:QIV2ME_5wuYC", "title": "Automating the Synthesis Process", "published_by": "Low-Complexity Arithmetic Circuit Design in Carbon Nanotube Field Effect\u00a0\u2026, 2020", "authors": ["K Sridharan", "B Srinivasu", "V Pudi", "K Sridharan", "B Srinivasu", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:9ZlFYXVOiuMC", "title": "Hardware Efficient NIPALS Architecture for Principal Component Analysis of Hyper Spectral Images", "published_by": "2019 32nd IEEE International System-on-Chip Conference (SOCC), 224-229, 2019", "authors": ["SP Kadiyala", "VK Pudi", "M Garg", "H Ngo", "SK Lam", "S Thambipillai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:iH-uZ7U-co4C", "title": "Design of Arithmetic Circuits in Quantum Dot Cellular Automata Nanotechnology Introduction", "published_by": "Design of Arithmetic Circuits In Quantum Dot Cellular Automata\u00a0\u2026, 2015", "authors": ["K Sridharan", "V Pudi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Gz9yzh4AAAAJ&cstart=20&pagesize=80&citation_for_view=Gz9yzh4AAAAJ:Wp0gIr-vW9MC", "title": "ASAP 2017 Additional Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["1009", "15", "18"], "Since 2018": ["697", "15", "18"]}, "chart": {"2011": 3, "2012": 17, "2013": 25, "2014": 23, "2015": 69, "2016": 88, "2017": 83, "2018": 110, "2019": 99, "2020": 114, "2021": 137, "2022": 129, "2023": 108}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=TIt4ggwAAAAJ&hl=en", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?user=25vRQA0AAAAJ&hl=en", "name": "Anubhab Baksi", "ext": "Nanyang Technological University, Singapore"}, {"link": "https://scholar.google.com/citations?user=vBaReaoAAAAJ&hl=en", "name": "Pranjal vyas", "ext": "Scientist, A*STAR Singapore"}, {"link": "https://scholar.google.com/citations?user=A9_fFPkAAAAJ&hl=en", "name": "Debjyoti Bhattacharjee", "ext": "imec"}], "interests": [], "link": "https://scholar.google.com/citations?hl=en&user=Gz9yzh4AAAAJ", "name": "Vikramkumar Pudi", "affiliates": []}