// Seed: 3765267956
module module_0;
  assign id_1[1] = 1;
  logic [7:0] id_2 = id_1;
  wor id_3 = 1;
endmodule
macromodule module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    output wor id_13,
    input tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    output wand id_17,
    input wor id_18,
    input tri id_19,
    output tri0 id_20,
    input wand id_21,
    input tri id_22,
    input wor id_23,
    input uwire id_24,
    output tri0 id_25,
    input tri id_26
);
  wire id_28;
  tri  id_29 = id_10;
  module_0();
  wire id_30;
endmodule
