// Define the cyclone v S_AXI AXI interface
#define ADDR_WIDTH 32
#define ID_WIDTH 8
#define DATA_WIDTH 64
#define CLOCK_FROM_MASTER 1
