{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 14 00:06:46 2021 " "Info: Processing started: Fri May 14 00:06:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UA -c UA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UA -c UA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } } { "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] register ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 320.62 MHz 3.119 ns Internal " "Info: Clock \"clk\" has Internal fmax of 320.62 MHz between source register \"ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]\" and destination register \"ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]\" (period= 3.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.935 ns + Longest register register " "Info: + Longest register to register delay is 2.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 1 REG LCFF_X30_Y6_N19 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.366 ns) 0.821 ns inst7~0 2 COMB LCCOMB_X30_Y6_N6 7 " "Info: 2: + IC(0.455 ns) + CELL(0.366 ns) = 0.821 ns; Loc. = LCCOMB_X30_Y6_N6; Fanout = 7; COMB Node = 'inst7~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst7~0 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 344 88 152 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.378 ns) 1.493 ns orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE 3 COMB LCCOMB_X30_Y6_N10 3 " "Info: 3: + IC(0.294 ns) + CELL(0.378 ns) = 1.493 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB Node = 'orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { inst7~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.228 ns) 1.971 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|_~0 4 COMB LCCOMB_X30_Y6_N2 4 " "Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 1.971 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 4; COMB Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|_~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.746 ns) 2.935 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 5 REG LCFF_X30_Y6_N19 27 " "Info: 5: + IC(0.218 ns) + CELL(0.746 ns) = 2.935 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.718 ns ( 58.53 % ) " "Info: Total cell delay = 1.718 ns ( 58.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 41.47 % ) " "Info: Total interconnect delay = 1.217 ns ( 41.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst7~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.935 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} inst7~0 {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.455ns 0.294ns 0.250ns 0.218ns } { 0.000ns 0.366ns 0.378ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 3 REG LCFF_X30_Y6_N19 27 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 3 REG LCFF_X30_Y6_N19 27 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst7~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.935 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} inst7~0 {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.455ns 0.294ns 0.250ns 0.218ns } { 0.000ns 0.366ns 0.378ns 0.228ns 0.746ns } "" } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] xpin\[0\] clk 5.921 ns register " "Info: tsu for register \"ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]\" (data pin = \"xpin\[0\]\", clock pin = \"clk\") is 5.921 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.303 ns + Longest pin register " "Info: + Longest pin to register delay is 8.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns xpin\[0\] 1 PIN PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'xpin\[0\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[0] } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { -8 48 216 8 "xpin\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.099 ns) + CELL(0.378 ns) 6.341 ns orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~0 2 COMB LCCOMB_X30_Y6_N30 2 " "Info: 2: + IC(5.099 ns) + CELL(0.378 ns) = 6.341 ns; Loc. = LCCOMB_X30_Y6_N30; Fanout = 2; COMB Node = 'orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.477 ns" { xpin[0] orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 6.861 ns orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE 3 COMB LCCOMB_X30_Y6_N10 3 " "Info: 3: + IC(0.248 ns) + CELL(0.272 ns) = 6.861 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB Node = 'orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.228 ns) 7.339 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|_~0 4 COMB LCCOMB_X30_Y6_N2 4 " "Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 7.339 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 4; COMB Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|_~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.746 ns) 8.303 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 5 REG LCFF_X30_Y6_N19 27 " "Info: 5: + IC(0.218 ns) + CELL(0.746 ns) = 8.303 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.488 ns ( 29.97 % ) " "Info: Total cell delay = 2.488 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.815 ns ( 70.03 % ) " "Info: Total interconnect delay = 5.815 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.303 ns" { xpin[0] orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.303 ns" { xpin[0] {} xpin[0]~combout {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.099ns 0.248ns 0.250ns 0.218ns } { 0.000ns 0.864ns 0.378ns 0.272ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 3 REG LCFF_X30_Y6_N19 27 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.303 ns" { xpin[0] orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.303 ns" { xpin[0] {} xpin[0]~combout {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|_~0 {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.099ns 0.248ns 0.250ns 0.218ns } { 0.000ns 0.864ns 0.378ns 0.272ns 0.228ns 0.746ns } "" } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ctpin\[1\] ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 8.750 ns register " "Info: tco from clock \"clk\" to destination pin \"ctpin\[1\]\" through register \"ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]\" is 8.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 3 REG LCFF_X30_Y6_N19 27 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.184 ns + Longest register pin " "Info: + Longest register to pin delay is 6.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\] 1 REG LCFF_X30_Y6_N19 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N19; Fanout = 27; REG Node = 'ct4pm:UAinst1\|lpm_counter:lpm_counter_component\|cntr_u0j:auto_generated\|safe_q\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_u0j.tdf" "" { Text "C:/Users/Admin/Desktop/Divvvv/DiVU/db/cntr_u0j.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.346 ns) 0.910 ns inst13 2 COMB LCCOMB_X31_Y6_N22 3 " "Info: 2: + IC(0.564 ns) + CELL(0.346 ns) = 0.910 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst13 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 32 216 280 80 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.228 ns) 1.693 ns inst11 3 COMB LCCOMB_X31_Y6_N28 3 " "Info: 3: + IC(0.555 ns) + CELL(0.228 ns) = 1.693 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 3; COMB Node = 'inst11'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { inst13 inst11 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 248 -40 24 296 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(1.982 ns) 6.184 ns ctpin\[1\] 4 PIN PIN_D3 0 " "Info: 4: + IC(2.509 ns) + CELL(1.982 ns) = 6.184 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'ctpin\[1\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { inst11 ctpin[1] } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 568 736 912 584 "ctpin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns ( 41.33 % ) " "Info: Total cell delay = 2.556 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.628 ns ( 58.67 % ) " "Info: Total interconnect delay = 3.628 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst13 inst11 ctpin[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} inst13 {} inst11 {} ctpin[1] {} } { 0.000ns 0.564ns 0.555ns 2.509ns } { 0.000ns 0.346ns 0.228ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] inst13 inst11 ctpin[1] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.184 ns" { ct4pm:UAinst1|lpm_counter:lpm_counter_component|cntr_u0j:auto_generated|safe_q[1] {} inst13 {} inst11 {} ctpin[1] {} } { 0.000ns 0.564ns 0.555ns 2.509ns } { 0.000ns 0.346ns 0.228ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "xpin\[0\] ctpin\[6\] 11.186 ns Longest " "Info: Longest tpd from source pin \"xpin\[0\]\" to destination pin \"ctpin\[6\]\" is 11.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns xpin\[0\] 1 PIN PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'xpin\[0\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[0] } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { -8 48 216 8 "xpin\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.099 ns) + CELL(0.378 ns) 6.341 ns orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~0 2 COMB LCCOMB_X30_Y6_N30 2 " "Info: 2: + IC(5.099 ns) + CELL(0.378 ns) = 6.341 ns; Loc. = LCCOMB_X30_Y6_N30; Fanout = 2; COMB Node = 'orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~0'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.477 ns" { xpin[0] orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 6.861 ns orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE 3 COMB LCCOMB_X30_Y6_N10 3 " "Info: 3: + IC(0.248 ns) + CELL(0.272 ns) = 6.861 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 3; COMB Node = 'orr9:inst22\|lpm_or:lpm_or_component\|or_node\[0\]\[8\]~DUPLICATE'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(2.046 ns) 11.186 ns ctpin\[6\] 4 PIN PIN_B10 0 " "Info: 4: + IC(2.279 ns) + CELL(2.046 ns) = 11.186 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'ctpin\[6\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ctpin[6] } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 568 736 912 584 "ctpin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.560 ns ( 31.83 % ) " "Info: Total cell delay = 3.560 ns ( 31.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.626 ns ( 68.17 % ) " "Info: Total interconnect delay = 7.626 ns ( 68.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.186 ns" { xpin[0] orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE ctpin[6] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.186 ns" { xpin[0] {} xpin[0]~combout {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~0 {} orr9:inst22|lpm_or:lpm_or_component|or_node[0][8]~DUPLICATE {} ctpin[6] {} } { 0.000ns 0.000ns 5.099ns 0.248ns 2.279ns } { 0.000ns 0.864ns 0.378ns 0.272ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\] xpin\[9\] clk -2.343 ns register " "Info: th for register \"reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"xpin\[9\]\", clock pin = \"clk\") is -2.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 512 464 632 528 "clk" "" } { 504 632 656 520 "clk" "" } { 424 520 744 440 "clk" "" } { 184 480 512 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X29_Y6_N15 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N15; Fanout = 1; REG Node = 'reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns xpin\[9\] 1 PIN PIN_U10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 2; PIN Node = 'xpin\[9\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[9] } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { -8 48 216 8 "xpin\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.936 ns) + CELL(0.053 ns) 4.806 ns inst3 2 COMB LCCOMB_X29_Y6_N14 1 " "Info: 2: + IC(3.936 ns) + CELL(0.053 ns) = 4.806 ns; Loc. = LCCOMB_X29_Y6_N14; Fanout = 1; COMB Node = 'inst3'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.989 ns" { xpin[9] inst3 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "C:/Users/Admin/Desktop/Divvvv/DiVU/UA.bdf" { { 88 88 152 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.961 ns reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X29_Y6_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.961 ns; Loc. = LCFF_X29_Y6_N15; Fanout = 1; REG Node = 'reg:UAinst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3 reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 20.66 % ) " "Info: Total cell delay = 1.025 ns ( 20.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.936 ns ( 79.34 % ) " "Info: Total interconnect delay = 3.936 ns ( 79.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { xpin[9] inst3 reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { xpin[9] {} xpin[9]~combout {} inst3 {} reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.936ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { xpin[9] inst3 reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { xpin[9] {} xpin[9]~combout {} inst3 {} reg:UAinst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.936ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 14 00:06:46 2021 " "Info: Processing ended: Fri May 14 00:06:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
