

================================================================
== Vivado HLS Report for 'maxpool_P1_1'
================================================================
* Date:           Sat Mar 14 15:27:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7393|  7393|  7393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- OFM           |  7392|  7392|       462|          -|          -|    16|    no    |
        | + ROW          |   460|   460|        92|          -|          -|     5|    no    |
        |  ++ COL        |    90|    90|        18|          -|          -|     5|    no    |
        |   +++ K_ROW    |    16|    16|         8|          -|          -|     2|    no    |
        |    ++++ K_COL  |     6|     6|         3|          -|          -|     2|    no    |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    344|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     167|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     233|    690|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3eOg_U27  |lenet_fcmp_32ns_3eOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln40_1_fu_418_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln40_2_fu_236_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln40_3_fu_341_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln40_4_fu_366_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln40_5_fu_428_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln40_fu_331_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln46_1_fu_280_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln46_2_fu_297_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln46_3_fu_386_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln46_fu_254_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_396_p2            |     +    |      0|  0|  13|           4|           2|
    |k_c_fu_412_p2          |     +    |      0|  0|  10|           2|           1|
    |k_r_fu_325_p2          |     +    |      0|  0|  10|           2|           1|
    |ofm_fu_202_p2          |     +    |      0|  0|  15|           5|           1|
    |r_fu_309_p2            |     +    |      0|  0|  13|           4|           2|
    |and_ln41_1_fu_515_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_509_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_196_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln36_fu_260_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln37_fu_303_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln38_fu_319_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln39_fu_406_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln41_1_fu_479_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln41_2_fu_491_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln41_3_fu_497_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln41_fu_473_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln41_1_fu_503_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln41_fu_485_p2      |    or    |      0|  0|   2|           1|           1|
    |max_1_fu_521_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 344|         187|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |c_0_reg_131    |   9|          2|    4|          8|
    |k_c_0_reg_179  |   9|          2|    2|          4|
    |k_r_0_reg_156  |   9|          2|    2|          4|
    |max_3_reg_143  |   9|          2|   32|         64|
    |max_4_reg_167  |   9|          2|   32|         64|
    |ofm_0_reg_108  |   9|          2|    5|         10|
    |r_0_reg_119    |   9|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 107|         23|   82|        171|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln40_2_reg_536  |   8|   0|    9|          1|
    |add_ln40_4_reg_570  |  11|   0|   12|          1|
    |add_ln46_2_reg_549  |  10|   0|   10|          0|
    |add_ln46_reg_541    |   8|   0|    8|          0|
    |ap_CS_fsm           |   8|   0|    8|          0|
    |c_0_reg_131         |   4|   0|    4|          0|
    |k_c_0_reg_179       |   2|   0|    2|          0|
    |k_c_reg_583         |   2|   0|    2|          0|
    |k_r_0_reg_156       |   2|   0|    2|          0|
    |k_r_reg_565         |   2|   0|    2|          0|
    |max_3_reg_143       |  32|   0|   32|          0|
    |max_4_reg_167       |  32|   0|   32|          0|
    |ofm_0_reg_108       |   5|   0|    5|          0|
    |ofm_reg_531         |   5|   0|    5|          0|
    |r_0_reg_119         |   4|   0|    4|          0|
    |temp_reg_593        |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 167|   0|  169|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | maxpool_P1.1 | return value |
|in_r_address0   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    9|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

