<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='262' type='const llvm::TargetSchedModel * llvm::ScheduleDAGInstrs::getSchedModel() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='261'>/// Gets the machine model for instruction scheduling.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2862' u='c' c='_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3473' u='c' c='_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='916' u='c' c='_ZN12_GLOBAL__N_122FillMFMAShadowMutation5applyEPN4llvm17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='255' u='c' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='262' u='c' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='272' u='c' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='273' u='c' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
