# MIPS_Pipeline_CPU
Design and implement a 32-bit pipeline MIPS CPU, running on Nexys Video development board
___
CPU function:
1.  A five-level instruction pipeline CPU   
2.  with 33 MIPS instruction operations   
3.  with data bypass, risk control unit, branch prediction, etc., to better solve various "conflict" problems.  
