Start time: 22:23:00 on Apr 01,2024
qverilog exp.sv 
-- Compiling package exp_sv_unit
-- Compiling module mod

Top level modules:
	mod
# vsim -lib work work.exp_sv_unit work.mod -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.exp_sv_unit(fast)
# Loading work.mod(fast)
# run -all
#                    0the a is           5
#                    0the a of function is           5
#                    0the a is           7
#                    0the a of function is           7
#                    0the a is           6
#                    0the a of function is           6
#                   10the a is           6
#                   10the a of task is          10
#                   10the a is           6
#                   10the a of task is          12
#                   10the a is           6
#                   10the a of task is          11
# ** Note: $finish    : exp.sv(23)
#    Time: 10 ns  Iteration: 0  Instance: /mod
# End time: 22:23:04 on Apr 01,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
