#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560b8cc5c190 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x560b8cc56960 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x560b8cc7e9b0_0 .var "clk", 0 0;
v0x560b8cc7ea70_0 .var "data_in", 7 0;
v0x560b8cc7eb50_0 .net "data_out", 7 0, v0x560b8cc7dee0_0;  1 drivers
v0x560b8cc7ec20_0 .net "empty", 0 0, L_0x560b8cc8f630;  1 drivers
v0x560b8cc7ecf0_0 .net "full", 0 0, L_0x560b8cc8f360;  1 drivers
v0x560b8cc7ede0_0 .var "rd_cs", 0 0;
v0x560b8cc7eed0_0 .var "rd_en", 0 0;
v0x560b8cc7efc0_0 .var "rst", 0 0;
v0x560b8cc7f060_0 .var "wr_cs", 0 0;
v0x560b8cc7f100_0 .var "wr_en", 0 0;
S_0x560b8cc5c310 .scope module, "uut" "syn_ram_fifo" 2 22, 3 7 0, S_0x560b8cc5c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_cs"
    .port_info 3 /INPUT 1 "rd_cs"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "empty"
    .port_info 9 /OUTPUT 1 "full"
P_0x560b8cc56f90 .param/l "ADDR_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x560b8cc56fd0 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x560b8cc57010 .param/l "RAM_DEPTH" 0 3 23, +C4<0000000000000000000000000000000100000000>;
v0x560b8cc7d850_0 .net *"_s0", 39 0, L_0x560b8cc7f1f0;  1 drivers
L_0x7fa0b744f0a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b8cc7d910_0 .net *"_s11", 22 0, L_0x7fa0b744f0a8;  1 drivers
L_0x7fa0b744f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b8cc7d9f0_0 .net/2u *"_s12", 31 0, L_0x7fa0b744f0f0;  1 drivers
L_0x7fa0b744f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b8cc7dab0_0 .net *"_s3", 30 0, L_0x7fa0b744f018;  1 drivers
L_0x7fa0b744f060 .functor BUFT 1, C4<0000000000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x560b8cc7db90_0 .net/2u *"_s4", 39 0, L_0x7fa0b744f060;  1 drivers
v0x560b8cc7dcc0_0 .net *"_s8", 31 0, L_0x560b8cc8f4f0;  1 drivers
v0x560b8cc7dda0_0 .net "clk", 0 0, v0x560b8cc7e9b0_0;  1 drivers
RS_0x7fa0b7498288 .resolv tri, L_0x560b8cc8f930, v0x560b8cc7ea70_0;
v0x560b8cc7de40_0 .net8 "data_in", 7 0, RS_0x7fa0b7498288;  2 drivers
v0x560b8cc7dee0_0 .var "data_out", 7 0;
v0x560b8cc7dfa0_0 .net "data_ram", 7 0, L_0x560b8cc8fc10;  1 drivers
v0x560b8cc7e060_0 .net "empty", 0 0, L_0x560b8cc8f630;  alias, 1 drivers
v0x560b8cc7e100_0 .net "full", 0 0, L_0x560b8cc8f360;  alias, 1 drivers
v0x560b8cc7e1c0_0 .net "rd_cs", 0 0, v0x560b8cc7ede0_0;  1 drivers
v0x560b8cc7e260_0 .net "rd_en", 0 0, v0x560b8cc7eed0_0;  1 drivers
v0x560b8cc7e300_0 .var "rd_pointer", 7 0;
v0x560b8cc7e3d0_0 .net "rst", 0 0, v0x560b8cc7efc0_0;  1 drivers
v0x560b8cc7e470_0 .var "status_cnt", 8 0;
v0x560b8cc7e640_0 .net "wr_cs", 0 0, v0x560b8cc7f060_0;  1 drivers
v0x560b8cc7e710_0 .net "wr_en", 0 0, v0x560b8cc7f100_0;  1 drivers
v0x560b8cc7e7e0_0 .var "wr_pointer", 7 0;
E_0x560b8cc36f60 .event posedge, v0x560b8cc7e3d0_0, v0x560b8cc7c610_0;
L_0x560b8cc7f1f0 .concat [ 9 31 0 0], v0x560b8cc7e470_0, L_0x7fa0b744f018;
L_0x560b8cc8f360 .cmp/eq 40, L_0x560b8cc7f1f0, L_0x7fa0b744f060;
L_0x560b8cc8f4f0 .concat [ 9 23 0 0], v0x560b8cc7e470_0, L_0x7fa0b744f0a8;
L_0x560b8cc8f630 .cmp/eq 32, L_0x560b8cc8f4f0, L_0x7fa0b744f0f0;
S_0x560b8cc5c5e0 .scope module, "DP_RAM" "ram_dp_sr_sw" 3 90, 4 7 0, S_0x560b8cc5c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 8 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x560b8cc5c7b0 .param/l "ADDR_WIDTH" 0 4 22, +C4<00000000000000000000000000001000>;
P_0x560b8cc5c7f0 .param/l "RAM_DEPTH" 0 4 23, +C4<0000000000000000000000000000000100000000>;
P_0x560b8cc5c830 .param/l "data_0_WIDTH" 0 4 21, +C4<00000000000000000000000000001000>;
L_0x7fa0b744f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560b8cc44b70 .functor AND 1, v0x560b8cc7f060_0, L_0x7fa0b744f138, C4<1>, C4<1>;
L_0x560b8cc3be20 .functor AND 1, L_0x560b8cc44b70, L_0x560b8cc8f7f0, C4<1>, C4<1>;
L_0x560b8cc3bd10 .functor AND 1, v0x560b8cc7ede0_0, v0x560b8cc7eed0_0, C4<1>, C4<1>;
L_0x560b8cc3c030 .functor AND 1, L_0x560b8cc3bd10, L_0x560b8cc8fa70, C4<1>, C4<1>;
v0x560b8cc578a0_0 .net *"_s0", 0 0, L_0x560b8cc44b70;  1 drivers
v0x560b8cc57fb0_0 .net *"_s10", 0 0, L_0x560b8cc3bd10;  1 drivers
v0x560b8cc58050_0 .net *"_s13", 0 0, L_0x560b8cc8fa70;  1 drivers
v0x560b8cc55030_0 .net *"_s14", 0 0, L_0x560b8cc3c030;  1 drivers
o0x7fa0b74980d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560b8cc55800_0 name=_s16
v0x560b8cc54210_0 .net *"_s3", 0 0, L_0x560b8cc8f7f0;  1 drivers
v0x560b8cc52e60_0 .net *"_s4", 0 0, L_0x560b8cc3be20;  1 drivers
o0x7fa0b7498168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x560b8cc7c370_0 name=_s6
v0x560b8cc7c450_0 .net "address_0", 7 0, v0x560b8cc7e7e0_0;  1 drivers
v0x560b8cc7c530_0 .net "address_1", 7 0, v0x560b8cc7e300_0;  1 drivers
v0x560b8cc7c610_0 .net "clk", 0 0, v0x560b8cc7e9b0_0;  alias, 1 drivers
v0x560b8cc7c6d0_0 .net "cs_0", 0 0, v0x560b8cc7f060_0;  alias, 1 drivers
v0x560b8cc7c790_0 .net "cs_1", 0 0, v0x560b8cc7ede0_0;  alias, 1 drivers
v0x560b8cc7c850_0 .net8 "data_0", 7 0, RS_0x7fa0b7498288;  alias, 2 drivers
v0x560b8cc7c930_0 .var "data_0_out", 7 0;
v0x560b8cc7ca10_0 .net "data_1", 7 0, L_0x560b8cc8fc10;  alias, 1 drivers
v0x560b8cc7caf0_0 .var "data_1_out", 7 0;
v0x560b8cc7cbd0 .array "mem", 255 0, 7 0;
v0x560b8cc7cc90_0 .net "oe_0", 0 0, L_0x7fa0b744f138;  1 drivers
v0x560b8cc7cd50_0 .net "oe_1", 0 0, v0x560b8cc7eed0_0;  alias, 1 drivers
v0x560b8cc7ce10_0 .net "we_0", 0 0, v0x560b8cc7f100_0;  alias, 1 drivers
L_0x7fa0b744f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560b8cc7ced0_0 .net "we_1", 0 0, L_0x7fa0b744f180;  1 drivers
E_0x560b8cc355f0 .event posedge, v0x560b8cc7c610_0;
L_0x560b8cc8f7f0 .reduce/nor v0x560b8cc7f100_0;
L_0x560b8cc8f930 .functor MUXZ 8, o0x7fa0b7498168, v0x560b8cc7c930_0, L_0x560b8cc3be20, C4<>;
L_0x560b8cc8fa70 .reduce/nor L_0x7fa0b744f180;
L_0x560b8cc8fc10 .functor MUXZ 8, o0x7fa0b74980d8, v0x560b8cc7caf0_0, L_0x560b8cc3c030, C4<>;
S_0x560b8cc5c970 .scope begin, "MEM_READ_0" "MEM_READ_0" 4 66, 4 66 0, S_0x560b8cc5c5e0;
 .timescale 0 0;
S_0x560b8cc5cb40 .scope begin, "MEM_READ_1" "MEM_READ_1" 4 81, 4 81 0, S_0x560b8cc5c5e0;
 .timescale 0 0;
S_0x560b8cc5cd10 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 49, 4 49 0, S_0x560b8cc5c5e0;
 .timescale 0 0;
S_0x560b8cc7d0f0 .scope begin, "READ_DATA" "READ_DATA" 3 67, 3 67 0, S_0x560b8cc5c310;
 .timescale 0 0;
S_0x560b8cc7d290 .scope begin, "READ_POINTER" "READ_POINTER" 3 58, 3 58 0, S_0x560b8cc5c310;
 .timescale 0 0;
S_0x560b8cc7d460 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 3 76, 3 76 0, S_0x560b8cc5c310;
 .timescale 0 0;
S_0x560b8cc7d630 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 3 49, 3 49 0, S_0x560b8cc5c310;
 .timescale 0 0;
    .scope S_0x560b8cc5c5e0;
T_0 ;
    %wait E_0x560b8cc355f0;
    %fork t_1, S_0x560b8cc5cd10;
    %jmp t_0;
    .scope S_0x560b8cc5cd10;
t_1 ;
    %load/vec4 v0x560b8cc7c6d0_0;
    %load/vec4 v0x560b8cc7ce10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x560b8cc7c850_0;
    %load/vec4 v0x560b8cc7c450_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b8cc7cbd0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560b8cc7c790_0;
    %load/vec4 v0x560b8cc7ced0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x560b8cc7ca10_0;
    %load/vec4 v0x560b8cc7c530_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b8cc7cbd0, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x560b8cc5c5e0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560b8cc5c5e0;
T_1 ;
    %wait E_0x560b8cc355f0;
    %fork t_3, S_0x560b8cc5c970;
    %jmp t_2;
    .scope S_0x560b8cc5c970;
t_3 ;
    %load/vec4 v0x560b8cc7c6d0_0;
    %load/vec4 v0x560b8cc7ce10_0;
    %nor/r;
    %and;
    %load/vec4 v0x560b8cc7cc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560b8cc7c450_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560b8cc7cbd0, 4;
    %assign/vec4 v0x560b8cc7c930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b8cc7c930_0, 0;
T_1.1 ;
    %end;
    .scope S_0x560b8cc5c5e0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560b8cc5c5e0;
T_2 ;
    %wait E_0x560b8cc355f0;
    %fork t_5, S_0x560b8cc5cb40;
    %jmp t_4;
    .scope S_0x560b8cc5cb40;
t_5 ;
    %load/vec4 v0x560b8cc7c790_0;
    %load/vec4 v0x560b8cc7ced0_0;
    %nor/r;
    %and;
    %load/vec4 v0x560b8cc7cd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x560b8cc7c530_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560b8cc7cbd0, 4;
    %assign/vec4 v0x560b8cc7caf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b8cc7caf0_0, 0;
T_2.1 ;
    %end;
    .scope S_0x560b8cc5c5e0;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b8cc5c310;
T_3 ;
    %wait E_0x560b8cc36f60;
    %fork t_7, S_0x560b8cc7d630;
    %jmp t_6;
    .scope S_0x560b8cc7d630;
t_7 ;
    %load/vec4 v0x560b8cc7e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b8cc7e7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560b8cc7e640_0;
    %load/vec4 v0x560b8cc7e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560b8cc7e7e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560b8cc7e7e0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x560b8cc5c310;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560b8cc5c310;
T_4 ;
    %wait E_0x560b8cc36f60;
    %fork t_9, S_0x560b8cc7d290;
    %jmp t_8;
    .scope S_0x560b8cc7d290;
t_9 ;
    %load/vec4 v0x560b8cc7e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b8cc7e300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560b8cc7e1c0_0;
    %load/vec4 v0x560b8cc7e260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560b8cc7e300_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560b8cc7e300_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x560b8cc5c310;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560b8cc5c310;
T_5 ;
    %wait E_0x560b8cc36f60;
    %fork t_11, S_0x560b8cc7d0f0;
    %jmp t_10;
    .scope S_0x560b8cc7d0f0;
t_11 ;
    %load/vec4 v0x560b8cc7e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560b8cc7dee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560b8cc7e1c0_0;
    %load/vec4 v0x560b8cc7e260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560b8cc7dfa0_0;
    %assign/vec4 v0x560b8cc7dee0_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x560b8cc5c310;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560b8cc5c310;
T_6 ;
    %wait E_0x560b8cc36f60;
    %fork t_13, S_0x560b8cc7d460;
    %jmp t_12;
    .scope S_0x560b8cc7d460;
t_13 ;
    %load/vec4 v0x560b8cc7e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x560b8cc7e470_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560b8cc7e1c0_0;
    %load/vec4 v0x560b8cc7e260_0;
    %and;
    %load/vec4 v0x560b8cc7e640_0;
    %load/vec4 v0x560b8cc7e710_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x560b8cc7e470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560b8cc7e470_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x560b8cc7e470_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x560b8cc7e640_0;
    %load/vec4 v0x560b8cc7e710_0;
    %and;
    %load/vec4 v0x560b8cc7e1c0_0;
    %load/vec4 v0x560b8cc7e260_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x560b8cc7e470_0;
    %pad/u 40;
    %pushi/vec4 256, 0, 40;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x560b8cc7e470_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x560b8cc7e470_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %end;
    .scope S_0x560b8cc5c310;
t_12 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560b8cc5c190;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b8cc7efc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7efc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b8cc7efc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7f060_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7ede0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b8cc7eed0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x560b8cc7ea70_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7f100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x560b8cc7ea70_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b8cc7f100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b8cc7eed0_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x560b8cc5c190;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x560b8cc7e9b0_0;
    %inv;
    %store/vec4 v0x560b8cc7e9b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560b8cc5c190;
T_9 ;
    %vpi_call 2 60 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 61 "$dumpfile", "tbs.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b8cc5c190 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "syn_fifo_syn_RAM_tb.v";
    "syn_fifo_syn_RAM.v";
    "ram_dp_sr_sw.v";
