vendor_name = ModelSim
source_file = 1, C:/Users/laura/Documents/FINAL/DECOHEXA/decoBCD.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/ROMF/rom_128x8_sync.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/RAMF/rw_96x8_sync.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/output_ports/output_ports.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/MEMORIA/memory.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/MEMORIA/memory_test.vhd
source_file = 1, C:/Users/laura/Documents/FINAL/memory_test/db/memory_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = memory_test
instance = comp, \port_out_00[0]~output\, port_out_00[0]~output, memory_test, 1
instance = comp, \port_out_00[1]~output\, port_out_00[1]~output, memory_test, 1
instance = comp, \port_out_00[2]~output\, port_out_00[2]~output, memory_test, 1
instance = comp, \port_out_00[3]~output\, port_out_00[3]~output, memory_test, 1
instance = comp, \port_out_00[4]~output\, port_out_00[4]~output, memory_test, 1
instance = comp, \port_out_00[5]~output\, port_out_00[5]~output, memory_test, 1
instance = comp, \port_out_00[6]~output\, port_out_00[6]~output, memory_test, 1
instance = comp, \port_out_00[7]~output\, port_out_00[7]~output, memory_test, 1
instance = comp, \port_out_01[0]~output\, port_out_01[0]~output, memory_test, 1
instance = comp, \port_out_01[1]~output\, port_out_01[1]~output, memory_test, 1
instance = comp, \port_out_01[2]~output\, port_out_01[2]~output, memory_test, 1
instance = comp, \port_out_01[3]~output\, port_out_01[3]~output, memory_test, 1
instance = comp, \port_out_01[4]~output\, port_out_01[4]~output, memory_test, 1
instance = comp, \port_out_01[5]~output\, port_out_01[5]~output, memory_test, 1
instance = comp, \port_out_01[6]~output\, port_out_01[6]~output, memory_test, 1
instance = comp, \port_out_01[7]~output\, port_out_01[7]~output, memory_test, 1
instance = comp, \display_data1[0]~output\, display_data1[0]~output, memory_test, 1
instance = comp, \display_data1[1]~output\, display_data1[1]~output, memory_test, 1
instance = comp, \display_data1[2]~output\, display_data1[2]~output, memory_test, 1
instance = comp, \display_data1[3]~output\, display_data1[3]~output, memory_test, 1
instance = comp, \display_data1[4]~output\, display_data1[4]~output, memory_test, 1
instance = comp, \display_data1[5]~output\, display_data1[5]~output, memory_test, 1
instance = comp, \display_data1[6]~output\, display_data1[6]~output, memory_test, 1
instance = comp, \display_data2[0]~output\, display_data2[0]~output, memory_test, 1
instance = comp, \display_data2[1]~output\, display_data2[1]~output, memory_test, 1
instance = comp, \display_data2[2]~output\, display_data2[2]~output, memory_test, 1
instance = comp, \display_data2[3]~output\, display_data2[3]~output, memory_test, 1
instance = comp, \display_data2[4]~output\, display_data2[4]~output, memory_test, 1
instance = comp, \display_data2[5]~output\, display_data2[5]~output, memory_test, 1
instance = comp, \display_data2[6]~output\, display_data2[6]~output, memory_test, 1
instance = comp, \display_address1[0]~output\, display_address1[0]~output, memory_test, 1
instance = comp, \display_address1[1]~output\, display_address1[1]~output, memory_test, 1
instance = comp, \display_address1[2]~output\, display_address1[2]~output, memory_test, 1
instance = comp, \display_address1[3]~output\, display_address1[3]~output, memory_test, 1
instance = comp, \display_address1[4]~output\, display_address1[4]~output, memory_test, 1
instance = comp, \display_address1[5]~output\, display_address1[5]~output, memory_test, 1
instance = comp, \display_address1[6]~output\, display_address1[6]~output, memory_test, 1
instance = comp, \display_address2[0]~output\, display_address2[0]~output, memory_test, 1
instance = comp, \display_address2[1]~output\, display_address2[1]~output, memory_test, 1
instance = comp, \display_address2[2]~output\, display_address2[2]~output, memory_test, 1
instance = comp, \display_address2[3]~output\, display_address2[3]~output, memory_test, 1
instance = comp, \display_address2[4]~output\, display_address2[4]~output, memory_test, 1
instance = comp, \display_address2[5]~output\, display_address2[5]~output, memory_test, 1
instance = comp, \display_address2[6]~output\, display_address2[6]~output, memory_test, 1
instance = comp, \clock~input\, clock~input, memory_test, 1
instance = comp, \address[0]~input\, address[0]~input, memory_test, 1
instance = comp, \address[1]~input\, address[1]~input, memory_test, 1
instance = comp, \address[2]~input\, address[2]~input, memory_test, 1
instance = comp, \address[3]~input\, address[3]~input, memory_test, 1
instance = comp, \address[4]~input\, address[4]~input, memory_test, 1
instance = comp, \address[5]~input\, address[5]~input, memory_test, 1
instance = comp, \address[6]~input\, address[6]~input, memory_test, 1
instance = comp, \address[7]~input\, address[7]~input, memory_test, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, memory_test, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, memory_test, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, memory_test, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, memory_test, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, memory_test, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, memory_test, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, memory_test, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, memory_test, 1
instance = comp, \reset~input\, reset~input, memory_test, 1
instance = comp, \port_in_00[0]~input\, port_in_00[0]~input, memory_test, 1
instance = comp, \port_in_00[1]~input\, port_in_00[1]~input, memory_test, 1
instance = comp, \port_in_00[2]~input\, port_in_00[2]~input, memory_test, 1
instance = comp, \port_in_00[3]~input\, port_in_00[3]~input, memory_test, 1
instance = comp, \port_in_00[4]~input\, port_in_00[4]~input, memory_test, 1
instance = comp, \port_in_00[5]~input\, port_in_00[5]~input, memory_test, 1
instance = comp, \port_in_00[6]~input\, port_in_00[6]~input, memory_test, 1
instance = comp, \port_in_00[7]~input\, port_in_00[7]~input, memory_test, 1
instance = comp, \port_in_01[0]~input\, port_in_01[0]~input, memory_test, 1
instance = comp, \port_in_01[1]~input\, port_in_01[1]~input, memory_test, 1
instance = comp, \port_in_01[2]~input\, port_in_01[2]~input, memory_test, 1
instance = comp, \port_in_01[3]~input\, port_in_01[3]~input, memory_test, 1
instance = comp, \port_in_01[4]~input\, port_in_01[4]~input, memory_test, 1
instance = comp, \port_in_01[5]~input\, port_in_01[5]~input, memory_test, 1
instance = comp, \port_in_01[6]~input\, port_in_01[6]~input, memory_test, 1
instance = comp, \port_in_01[7]~input\, port_in_01[7]~input, memory_test, 1
