TimeQuest Timing Analyzer report for DoAn
Fri May 10 12:26:12 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CMOS_PCLK'
 13. Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Hold: 'CMOS_PCLK'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 19. Slow Model Recovery: 'CMOS_PCLK'
 20. Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 22. Slow Model Removal: 'CMOS_PCLK'
 23. Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 24. Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 25. Slow Model Minimum Pulse Width: 'CMOS_PCLK'
 26. Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'CMOS_PCLK'
 44. Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 45. Fast Model Setup: 'CLOCK_50'
 46. Fast Model Hold: 'CMOS_PCLK'
 47. Fast Model Hold: 'CLOCK_50'
 48. Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 49. Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 50. Fast Model Recovery: 'CMOS_PCLK'
 51. Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 52. Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 53. Fast Model Removal: 'CMOS_PCLK'
 54. Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 55. Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 56. Fast Model Minimum Pulse Width: 'CMOS_PCLK'
 57. Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 58. Fast Model Minimum Pulse Width: 'CLOCK_50'
 59. Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DoAn                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; CMOS_PCLK                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CMOS_PCLK }                                                  ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] } ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] } ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; -1.250 ; 3.750  ; 50.00      ; 1         ; 2           ; -45.0 ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] } ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 107.23 MHz ; 107.23 MHz      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;                                                               ;
; 145.26 MHz ; 145.26 MHz      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;                                                               ;
; 223.26 MHz ; 223.26 MHz      ; CLOCK_50                                                   ;                                                               ;
; 626.57 MHz ; 450.05 MHz      ; CMOS_PCLK                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.765 ; -225.642      ;
; CMOS_PCLK                                                  ; -0.596 ; -10.075       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.116  ; 0.000         ;
; CLOCK_50                                                   ; 15.521 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -2.356 ; -10.672       ;
; CLOCK_50                                                   ; 0.391  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.391  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                        ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                  ; 1.552 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.569 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 5.894 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                          ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.161 ; -35.606       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.781  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.033  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.222 ; -34.222       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; CLOCK_50                                                   ; 9.000  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -4.765 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.625      ;
; -4.765 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.625      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.109     ; 2.387      ;
; -4.531 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.403      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.105     ; 2.375      ;
; -4.515 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.089     ; 2.391      ;
; -4.472 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 2.303      ;
; -4.426 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.298      ;
; -4.414 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.286      ;
; -4.381 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.253      ;
; -4.360 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.220      ;
; -4.359 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.219      ;
; -4.345 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.205      ;
; -4.326 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.198      ;
; -4.315 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 2.175      ;
; -4.307 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.179      ;
; -4.286 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.154      ;
; -4.264 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.132      ;
; -4.261 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.129      ;
; -4.258 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.126      ;
; -4.250 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.118      ;
; -4.250 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 2.118      ;
; -4.220 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 2.051      ;
; -4.220 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 2.051      ;
; -4.220 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 2.051      ;
; -4.220 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 2.051      ;
; -4.199 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 2.071      ;
; -4.111 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.093     ; 1.983      ;
; -4.051 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 1.919      ;
; -4.051 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 1.919      ;
; -4.045 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.097     ; 1.913      ;
; -3.944 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.176     ; 1.804      ;
; -3.824 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 1.655      ;
; -3.821 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.205     ; 1.652      ;
; -2.948 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                                           ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -3.203     ; 0.781      ;
; 8.528  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.509      ;
; 8.528  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.509      ;
; 8.528  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.509      ;
; 8.780  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.257      ;
; 8.808  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.229      ;
; 8.937  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.098      ;
; 30.674 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 9.358      ;
; 30.864 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 9.168      ;
; 31.227 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 8.805      ;
; 31.329 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 8.703      ;
; 31.490 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 8.542      ;
; 31.541 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 8.491      ;
; 32.077 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.955      ;
; 32.579 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 7.456      ;
; 32.677 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.355      ;
; 33.192 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.856      ;
; 33.197 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.851      ;
; 33.360 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 6.687      ;
; 33.377 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 6.660      ;
; 33.381 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.667      ;
; 33.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 6.655      ;
; 33.386 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.662      ;
; 33.545 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 6.491      ;
; 33.549 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 6.498      ;
; 33.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 6.364      ;
; 33.678 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.370      ;
; 33.678 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 6.359      ;
; 33.683 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.365      ;
; 33.722 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.326      ;
; 33.727 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.321      ;
; 33.753 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.295      ;
; 33.758 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.290      ;
; 33.784 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 6.264      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.596 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.632      ;
; -0.595 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.631      ;
; -0.468 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.394      ; 1.898      ;
; -0.462 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.498      ;
; -0.461 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.497      ;
; -0.458 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.494      ;
; -0.450 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.486      ;
; -0.449 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.485      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.325 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.382      ; 1.743      ;
; -0.319 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.355      ;
; -0.318 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.354      ;
; -0.308 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.344      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.283      ; 1.595      ;
; -0.200 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.236      ;
; -0.191 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.227      ;
; -0.183 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.219      ;
; -0.176 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.002     ; 1.210      ;
; -0.089 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.125      ;
; -0.082 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.118      ;
; -0.077 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.113      ;
; -0.076 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.112      ;
; -0.065 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.101      ;
; -0.032 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.068      ;
; -0.026 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.062      ;
; 0.021  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 1.114      ;
; 0.154  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.981      ;
; 0.158  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.977      ;
; 0.158  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.977      ;
; 0.159  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.976      ;
; 0.161  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.974      ;
; 0.161  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.974      ;
; 0.194  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.099      ; 0.941      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 1.219  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.175      ; 2.992      ;
; 1.220  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.175      ; 2.991      ;
; 1.357  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.175      ; 2.854      ;
; 1.624  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.175      ; 2.587      ;
; 1.632  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.175      ; 2.579      ;
; 2.713  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 3.176      ; 1.499      ;
; 2.714  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 3.176      ; 1.498      ;
; 2.851  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 3.176      ; 1.361      ;
; 3.118  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 3.176      ; 1.094      ;
; 3.126  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 3.176      ; 1.086      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.116 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.927      ;
; 3.120 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.923      ;
; 3.169 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.874      ;
; 3.173 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.870      ;
; 3.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.766      ;
; 3.281 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.762      ;
; 3.351 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.692      ;
; 3.352 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.691      ;
; 3.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.652      ;
; 3.395 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.648      ;
; 3.404 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.639      ;
; 3.405 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.638      ;
; 3.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.570      ;
; 3.477 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.566      ;
; 3.512 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.531      ;
; 3.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.530      ;
; 3.597 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.446      ;
; 3.601 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.442      ;
; 3.605 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.438      ;
; 3.609 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.434      ;
; 3.626 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.417      ;
; 3.627 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.416      ;
; 3.669 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.374      ;
; 3.708 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.335      ;
; 3.709 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.334      ;
; 3.722 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.321      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.304      ;
; 3.743 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.300      ;
; 3.796 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.247      ;
; 3.800 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.243      ;
; 3.825 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.218      ;
; 3.827 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.216      ;
; 3.830 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.213      ;
; 3.832 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.211      ;
; 3.833 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.210      ;
; 3.840 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.203      ;
; 3.841 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.202      ;
; 3.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.156      ;
; 3.889 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.154      ;
; 3.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.147      ;
; 3.944 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.099      ;
; 3.949 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.094      ;
; 3.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.069      ;
; 3.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.069      ;
; 3.975 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.068      ;
; 3.976 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.067      ;
; 4.026 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.017      ;
; 4.031 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.012      ;
; 4.031 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.012      ;
; 4.032 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 6.011      ;
; 4.057 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.986      ;
; 4.066 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.977      ;
; 4.070 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.973      ;
; 4.081 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 5.961      ;
; 4.084 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.959      ;
; 4.085 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 5.957      ;
; 4.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.953      ;
; 4.090 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.949      ;
; 4.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.948      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.946      ;
; 4.134 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.909      ;
; 4.138 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.905      ;
; 4.150 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.893      ;
; 4.157 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.886      ;
; 4.158 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.885      ;
; 4.161 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.882      ;
; 4.171 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.872      ;
; 4.192 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.851      ;
; 4.228 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.811      ;
; 4.232 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.807      ;
; 4.236 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.807      ;
; 4.236 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[5] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.803      ;
; 4.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.805      ;
; 4.240 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[5] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.799      ;
; 4.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.790      ;
; 4.292 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.751      ;
; 4.298 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.745      ;
; 4.300 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.743      ;
; 4.301 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.742      ;
; 4.302 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.741      ;
; 4.306 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 5.737      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_ba_r[1]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_ba_r[0]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[3]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[6]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[7]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[8]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[9]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[10]                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[11]                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.732      ;
; 4.311 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 5.725      ;
; 4.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 5.723      ;
; 4.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[3]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.726      ;
; 4.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 5.726      ;
; 4.317 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 5.725      ;
; 4.317 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[3]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.722      ;
; 4.321 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.718      ;
; 4.322 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.717      ;
; 4.345 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[0]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 5.695      ;
; 4.345 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[1]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 5.695      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.521 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.510      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.695 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.336      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 15.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.060      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.022      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.886      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.194 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.801      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.797      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.671      ;
; 16.393 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.638      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.356 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.176      ; 1.086      ;
; -2.348 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.176      ; 1.094      ;
; -2.081 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.176      ; 1.361      ;
; -1.944 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.176      ; 1.498      ;
; -1.943 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.176      ; 1.499      ;
; -0.862 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.175      ; 2.579      ;
; -0.854 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.175      ; 2.587      ;
; -0.587 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.175      ; 2.854      ;
; -0.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.175      ; 2.991      ;
; -0.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.175      ; 2.992      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.576  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.941      ;
; 0.609  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.974      ;
; 0.609  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.974      ;
; 0.611  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.976      ;
; 0.612  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.977      ;
; 0.612  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.977      ;
; 0.616  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.981      ;
; 0.749  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.099      ; 1.114      ;
; 0.796  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.062      ;
; 0.802  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.068      ;
; 0.835  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.101      ;
; 0.846  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.113      ;
; 0.852  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.118      ;
; 0.859  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.125      ;
; 0.946  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.002     ; 1.210      ;
; 0.953  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.219      ;
; 0.961  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.227      ;
; 0.970  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.236      ;
; 1.010  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.276      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.046  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.283      ; 1.595      ;
; 1.078  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.344      ;
; 1.089  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.355      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.095  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.382      ; 1.743      ;
; 1.228  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.498      ;
; 1.238  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.394      ; 1.898      ;
; 1.365  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.631      ;
; 1.366  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.632      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.795 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.808 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.821 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.841 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.853 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.856 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.977 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.243      ;
; 1.178 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.191 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.192 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.204 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.219 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.485      ;
; 1.227 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.233 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.499      ;
; 1.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.505      ;
; 1.242 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.508      ;
; 1.243 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.509      ;
; 1.249 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.263 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.265 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.267 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.267 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.273 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.539      ;
; 1.275 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.541      ;
; 1.280 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.541      ;
; 1.284 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.555      ;
; 1.286 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.552      ;
; 1.299 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.299 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.304 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.570      ;
; 1.310 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.576      ;
; 1.313 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.579      ;
; 1.314 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.580      ;
; 1.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.586      ;
; 1.334 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.600      ;
; 1.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.601      ;
; 1.338 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.609      ;
; 1.338 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.604      ;
; 1.338 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.604      ;
; 1.344 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.610      ;
; 1.352 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.618      ;
; 1.355 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.626      ;
; 1.357 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.623      ;
; 1.360 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.626      ;
; 1.373 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.375 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.641      ;
; 1.381 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.647      ;
; 1.384 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.650      ;
; 1.386 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.652      ;
; 1.387 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.653      ;
; 1.391 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.657      ;
; 1.405 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.671      ;
; 1.409 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.680      ;
; 1.409 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.675      ;
; 1.409 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.675      ;
; 1.414 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.680      ;
; 1.415 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.681      ;
; 1.416 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.687      ;
; 1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.697      ;
; 1.428 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.431 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.697      ;
; 1.444 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.446 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.712      ;
; 1.455 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.721      ;
; 1.457 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.723      ;
; 1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.462 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.468 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.476 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.742      ;
; 1.480 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.751      ;
; 1.480 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.746      ;
; 1.486 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.752      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.524 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.540 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.570 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.650 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.666 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.672 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.936      ;
; 0.676 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.942      ;
; 0.683 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.684 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                          ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.703 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.968      ;
; 0.709 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.001      ;
; 0.719 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.983      ;
; 0.721 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.986      ;
; 0.722 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.988      ;
; 0.723 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.989      ;
; 0.734 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.001      ;
; 0.738 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.003      ;
; 0.765 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[8]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.002      ;
; 0.775 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.785 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[9]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.022      ;
; 0.788 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.791 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[2]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.028      ;
; 0.792 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.795 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.035      ;
; 0.799 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[4]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.817 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.833 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.098      ;
; 0.835 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[6]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[5]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[5]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[7]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.789      ;
; 0.527 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.803      ;
; 0.541 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.544 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.546 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.812      ;
; 0.549 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.550 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.816      ;
; 0.552 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sdram_ref_req                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.819      ;
; 0.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.601 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.867      ;
; 0.604 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.870      ;
; 0.612 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.878      ;
; 0.614 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.880      ;
; 0.614 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.880      ;
; 0.614 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.880      ;
; 0.651 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.917      ;
; 0.654 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                      ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.665 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.670 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0011                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.936      ;
; 0.672 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.939      ;
; 0.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[1]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.940      ;
; 0.678 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.944      ;
; 0.698 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.964      ;
; 0.698 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.963      ;
; 0.700 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.966      ;
; 0.702 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 0.994      ;
; 0.722 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.988      ;
; 0.723 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.989      ;
; 0.730 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.996      ;
; 0.737 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.003      ;
; 0.738 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.003      ;
; 0.738 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.003      ;
; 0.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.004      ;
; 0.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.005      ;
; 0.742 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.008      ;
; 0.745 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.011      ;
; 0.750 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.015      ;
; 0.751 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[2]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.015      ;
; 0.763 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.027      ;
; 0.792 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.552 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.805      ; 2.289      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.199      ; 2.499      ;
; 1.736 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.197      ; 2.497      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.835 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.088      ; 2.289      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
; 1.931 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 3.187      ; 2.292      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|p0addr                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.466      ;
; 3.649 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.998      ;
; 3.649 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.998      ;
; 3.679 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.968      ;
; 3.679 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.968      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.297      ;
; 3.795 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.852      ;
; 3.795 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.852      ;
; 3.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.837      ;
; 3.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.837      ;
; 3.861 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.786      ;
; 3.861 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.786      ;
; 3.928 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.719      ;
; 3.928 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.719      ;
; 3.970 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.677      ;
; 3.970 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.677      ;
; 4.018 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.629      ;
; 4.018 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.629      ;
; 4.140 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.507      ;
; 4.140 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.507      ;
; 4.144 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.503      ;
; 4.144 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 3.503      ;
; 4.160 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.492      ;
; 4.160 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.492      ;
; 4.329 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.323      ;
; 4.329 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.323      ;
; 4.445 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.207      ;
; 4.445 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.207      ;
; 4.463 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.189      ;
; 4.463 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 3.189      ;
; 4.688 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.964      ;
; 4.688 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.964      ;
; 4.744 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.908      ;
; 4.744 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.908      ;
; 4.785 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.867      ;
; 4.785 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.867      ;
; 4.786 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 2.861      ;
; 4.786 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 2.861      ;
; 4.977 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.675      ;
; 4.977 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.675      ;
; 5.066 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.586      ;
; 5.066 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.586      ;
; 5.122 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.530      ;
; 5.122 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.530      ;
; 5.136 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 2.511      ;
; 5.136 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.389     ; 2.511      ;
; 5.252 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.400      ;
; 5.252 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.384     ; 2.400      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 5.999 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.044      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.476 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.566      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.488 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.553      ;
; 6.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.524      ;
; 6.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.524      ;
; 6.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.524      ;
; 6.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.524      ;
; 6.520 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.524      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.295      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.295      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.295      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.295      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.894 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.040      ; 4.111      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 5.937 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 4.069      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 3.809      ;
; 6.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.011      ; 3.763      ;
; 6.475 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 3.566      ;
; 6.475 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 3.566      ;
; 6.475 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 3.566      ;
; 6.475 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 3.566      ;
; 6.475 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 3.566      ;
; 6.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 3.553      ;
; 6.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 3.553      ;
; 6.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 3.553      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.641 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.362      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.320      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 3.293      ;
; 6.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 3.293      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 3.139      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.907 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.039      ; 3.097      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 6.982 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.060      ;
; 7.031 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 3.014      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 2.837      ;
; 7.222 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.817      ;
; 7.222 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.817      ;
; 7.222 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.817      ;
; 7.222 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.817      ;
; 7.222 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.817      ;
; 7.234 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 2.804      ;
; 7.234 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 2.804      ;
; 7.234 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 2.804      ;
; 7.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 2.791      ;
; 7.445 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.594      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.161 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.187      ; 2.292      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -1.065 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.289      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.199      ; 2.499      ;
; -0.966 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.197      ; 2.497      ;
; -0.782 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.805      ; 2.289      ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 1.781 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.059      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.016 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.291      ;
; 2.021 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.295      ;
; 2.027 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.302      ;
; 2.027 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.302      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.029 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.301      ;
; 2.054 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.321      ;
; 2.054 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.321      ;
; 2.088 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.362      ;
; 2.088 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.362      ;
; 2.088 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.362      ;
; 2.088 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.362      ;
; 2.088 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.362      ;
; 2.207 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.475      ;
; 2.210 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 2.499      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.218 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.485      ;
; 2.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.544      ;
; 2.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.544      ;
; 2.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.581      ;
; 2.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.581      ;
; 2.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.581      ;
; 2.325 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.594      ;
; 2.325 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.594      ;
; 2.325 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.594      ;
; 2.325 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.594      ;
; 2.325 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.594      ;
; 2.516 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.791      ;
; 2.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.804      ;
; 2.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.804      ;
; 2.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.804      ;
; 2.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.817      ;
; 2.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.817      ;
; 2.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.817      ;
; 2.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.817      ;
; 2.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.817      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.565 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.837      ;
; 2.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.014      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.788 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.060      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.824 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 3.097      ;
; 2.867 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 3.139      ;
+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.033 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.303      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.053 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.321      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.526      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.276 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.544      ;
; 2.280 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.552      ;
; 2.280 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.552      ;
; 2.280 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.552      ;
; 2.280 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.552      ;
; 2.280 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.552      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.312 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.581      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.594      ;
; 2.503 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.775      ;
; 2.503 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.775      ;
; 2.503 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.775      ;
; 2.503 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.775      ;
; 2.503 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 2.775      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.804      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.547 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.817      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 2.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.072      ;
; 3.003 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.275      ;
; 3.003 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.275      ;
; 3.003 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.275      ;
; 3.003 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.275      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[7]|clk                                ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 3.795 ; 3.795 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 2.907 ; 2.907 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 3.272 ; 3.272 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 3.232 ; 3.232 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 3.185 ; 3.185 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 3.122 ; 3.122 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 3.795 ; 3.795 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 3.722 ; 3.722 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 3.406 ; 3.406 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 4.289 ; 4.289 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 4.820 ; 4.820 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 7.946 ; 7.946 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.497 ; 6.497 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.821 ; 6.821 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.924 ; 6.924 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.932 ; 6.932 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.666 ; 6.666 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.734 ; 6.734 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.808 ; 6.808 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.829 ; 6.829 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.877 ; 6.877 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.783 ; 6.783 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.773 ; 6.773 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.785 ; 6.785 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -2.586 ; -2.586 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -2.628 ; -2.628 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -2.643 ; -2.643 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -2.926 ; -2.926 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -2.586 ; -2.586 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -2.793 ; -2.793 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -2.936 ; -2.936 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -2.979 ; -2.979 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -3.004 ; -3.004 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -3.191 ; -3.191 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -3.250 ; -3.250 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -6.475 ; -6.475 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -6.267 ; -6.267 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -6.267 ; -6.267 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -6.591 ; -6.591 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -6.431 ; -6.431 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -6.694 ; -6.694 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -6.515 ; -6.515 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -6.702 ; -6.702 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -6.436 ; -6.436 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -6.504 ; -6.504 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -6.773 ; -6.773 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -6.629 ; -6.629 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -6.578 ; -6.578 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -6.599 ; -6.599 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -6.647 ; -6.647 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -6.553 ; -6.553 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -6.543 ; -6.543 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -6.555 ; -6.555 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 10.419 ; 10.419 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 11.699 ; 11.699 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 10.748 ; 10.748 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 11.699 ; 11.699 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 9.941  ; 9.941  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 10.266 ; 10.266 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 10.534 ; 10.534 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 10.947 ; 10.947 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 10.241 ; 10.241 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 11.497 ; 11.497 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 10.089 ; 10.089 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 10.075 ; 10.075 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 10.050 ; 10.050 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 10.095 ; 10.095 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 9.168  ; 9.168  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 9.886  ; 9.886  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 9.848  ; 9.848  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 9.161  ; 9.161  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 9.450  ; 9.450  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 9.577  ; 9.577  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 9.551  ; 9.551  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 9.691  ; 9.691  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 9.691  ; 9.691  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 9.615  ; 9.615  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 9.643  ; 9.643  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 9.653  ; 9.653  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 9.372  ; 9.372  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.908  ; 6.908  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 9.857  ; 9.857  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 9.572  ; 9.572  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.324  ; 9.324  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 9.857  ; 9.857  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 9.768  ; 9.768  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 9.388  ; 9.388  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.800  ; 5.800  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.800  ; 5.800  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.680  ; 5.680  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.730  ; 5.730  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.205  ; 5.205  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.184  ; 5.184  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.250  ; 5.250  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.601  ; 5.601  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.737  ; 5.737  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.334  ; 6.334  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.312  ; 6.312  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.132  ; 6.132  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.995  ; 5.995  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.811  ; 5.811  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.026  ; 6.026  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.753  ; 5.753  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.485  ; 5.485  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.620  ; 5.620  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.132  ; 6.132  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.608  ; 5.608  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.107  ; 5.107  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.951  ; 5.951  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.782  ; 5.782  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.278  ; 6.278  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.022  ; 6.022  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 6.558  ; 6.558  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 5.636  ; 5.636  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 8.027  ; 8.027  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 8.711  ; 8.711  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 6.933  ; 6.933  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 7.259  ; 7.259  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 7.527  ; 7.527  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 8.018  ; 8.018  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 6.962  ; 6.962  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 8.193  ; 8.193  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 7.094  ; 7.094  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 7.094  ; 7.094  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 7.091  ; 7.091  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 6.817  ; 6.817  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 5.874  ; 5.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 6.599  ; 6.599  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 6.569  ; 6.569  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 5.636  ; 5.636  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 5.931  ; 5.931  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 6.729  ; 6.729  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 5.931  ; 5.931  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 6.569  ; 6.569  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 6.544  ; 6.544  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 6.785  ; 6.785  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 7.143  ; 7.143  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 6.311  ; 6.311  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 6.669  ; 6.669  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 6.412  ; 6.412  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 6.311  ; 6.311  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 6.648  ; 6.648  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 6.672  ; 6.672  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 6.413  ; 6.413  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.356  ; 6.356  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 5.863  ; 5.863  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 6.294  ; 6.294  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 6.030  ; 6.030  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.570  ; 6.570  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 5.863  ; 5.863  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 6.573  ; 6.573  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.800  ; 5.800  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.680  ; 5.680  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.730  ; 5.730  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.205  ; 5.205  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.184  ; 5.184  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.250  ; 5.250  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.601  ; 5.601  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.737  ; 5.737  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.334  ; 6.334  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.312  ; 6.312  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.107  ; 5.107  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.995  ; 5.995  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.811  ; 5.811  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.026  ; 6.026  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.753  ; 5.753  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.485  ; 5.485  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.620  ; 5.620  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.132  ; 6.132  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.608  ; 5.608  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.107  ; 5.107  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.951  ; 5.951  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.782  ; 5.782  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.278  ; 6.278  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.022  ; 6.022  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 9.311 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.250 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.563 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.593 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.593 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.557 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.561 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.561 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.571 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.571 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.250 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 5.510 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.250 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.563 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.593 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.593 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.568 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.557 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.587 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.561 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.561 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.571 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.571 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.250 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 9.311     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.250     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.563     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.593     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.593     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.557     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.561     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.561     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.571     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.571     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.250     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 5.510     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.250     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.563     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.593     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.593     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.568     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.557     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.587     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.561     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.561     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.571     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.571     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.250     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -1.931 ; -94.649       ;
; CMOS_PCLK                                                  ; 0.276  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 6.921  ; 0.000         ;
; CLOCK_50                                                   ; 17.920 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.394 ; -6.487        ;
; CLOCK_50                                                   ; 0.215  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                        ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                  ; 1.453 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.217 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7.896 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                          ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -0.759 ; -23.464       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.929  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.059  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.222 ; -34.222       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; CLOCK_50                                                   ; 9.000  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.931 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 1.171      ;
; -1.931 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 1.171      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.729     ; 1.184      ;
; -1.914 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.186      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.727     ; 1.179      ;
; -1.907 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.725     ; 1.181      ;
; -1.860 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.145      ;
; -1.843 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.128      ;
; -1.824 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.109      ;
; -1.819 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 1.035      ;
; -1.819 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 1.035      ;
; -1.819 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 1.035      ;
; -1.819 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 1.035      ;
; -1.819 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 1.035      ;
; -1.790 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.075      ;
; -1.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.059      ;
; -1.770 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 1.010      ;
; -1.761 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 1.001      ;
; -1.761 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 1.001      ;
; -1.758 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 1.043      ;
; -1.758 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 1.041      ;
; -1.751 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 0.991      ;
; -1.734 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 1.017      ;
; -1.722 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 1.005      ;
; -1.717 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 1.000      ;
; -1.714 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 0.997      ;
; -1.711 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 0.994      ;
; -1.690 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.714     ; 0.975      ;
; -1.669 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 0.952      ;
; -1.668 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 0.951      ;
; -1.667 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.716     ; 0.950      ;
; -1.581 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 0.821      ;
; -1.557 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 0.773      ;
; -1.555 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 0.771      ;
; -1.171 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                                           ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.815     ; 0.388      ;
; 9.292  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.739      ;
; 9.311  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.720      ;
; 9.312  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.719      ;
; 9.438  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.594      ;
; 9.440  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.592      ;
; 9.511  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.520      ;
; 35.916 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 4.111      ;
; 36.012 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 4.015      ;
; 36.160 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.867      ;
; 36.248 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.779      ;
; 36.287 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.740      ;
; 36.288 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.739      ;
; 36.525 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.502      ;
; 36.760 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.271      ;
; 36.762 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                        ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.265      ;
; 36.986 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 3.058      ;
; 36.992 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 3.052      ;
; 37.064 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.969      ;
; 37.066 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[2]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 2.977      ;
; 37.070 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.963      ;
; 37.080 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.964      ;
; 37.086 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.958      ;
; 37.144 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.888      ;
; 37.160 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[3]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 2.883      ;
; 37.174 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.870      ;
; 37.175 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.869      ;
; 37.180 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.864      ;
; 37.181 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.863      ;
; 37.184 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.849      ;
; 37.190 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.843      ;
; 37.193 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.851      ;
; 37.199 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.845      ;
; 37.205 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.012      ; 2.839      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.276 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.756      ;
; 0.277 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.755      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.301 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.185      ; 0.916      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.128      ; 0.843      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.715      ;
; 0.318 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.712      ;
; 0.336 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.696      ;
; 0.343 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.198      ; 0.887      ;
; 0.378 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.654      ;
; 0.399 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.633      ;
; 0.400 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.632      ;
; 0.445 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.587      ;
; 0.448 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.584      ;
; 0.452 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.001     ; 0.579      ;
; 0.455 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.577      ;
; 0.484 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.548      ;
; 0.488 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.544      ;
; 0.498 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.534      ;
; 0.500 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.532      ;
; 0.503 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.529      ;
; 0.504 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.528      ;
; 0.518 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.514      ;
; 0.519 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.513      ;
; 0.527 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.562      ;
; 0.609 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.480      ;
; 0.610 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.479      ;
; 0.611 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.478      ;
; 0.611 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.478      ;
; 0.612 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.477      ;
; 0.613 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.476      ;
; 0.620 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.057      ; 0.469      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 1.396 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.791      ; 1.427      ;
; 1.397 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.791      ; 1.426      ;
; 1.456 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.791      ; 1.367      ;
; 1.568 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.791      ; 1.255      ;
; 1.575 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.791      ; 1.248      ;
; 2.095 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.792      ; 0.729      ;
; 2.096 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.792      ; 0.728      ;
; 2.155 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.792      ; 0.669      ;
; 2.267 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.792      ; 0.557      ;
; 2.274 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.792      ; 0.550      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 6.921 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.119      ;
; 6.925 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.115      ;
; 6.945 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.095      ;
; 6.949 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.091      ;
; 6.985 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.055      ;
; 6.989 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.051      ;
; 7.043 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.997      ;
; 7.044 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.996      ;
; 7.056 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.984      ;
; 7.060 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.980      ;
; 7.067 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.973      ;
; 7.068 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.972      ;
; 7.077 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.963      ;
; 7.081 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.959      ;
; 7.107 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.933      ;
; 7.108 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.932      ;
; 7.131 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.909      ;
; 7.135 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.905      ;
; 7.151 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.889      ;
; 7.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.885      ;
; 7.178 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.862      ;
; 7.179 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.861      ;
; 7.180 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.860      ;
; 7.199 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.841      ;
; 7.200 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.840      ;
; 7.200 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.840      ;
; 7.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.836      ;
; 7.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.836      ;
; 7.226 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.814      ;
; 7.230 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.810      ;
; 7.237 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.802      ;
; 7.240 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.799      ;
; 7.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.796      ;
; 7.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.787      ;
; 7.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.786      ;
; 7.262 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.777      ;
; 7.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.774      ;
; 7.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.767      ;
; 7.274 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.766      ;
; 7.294 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.746      ;
; 7.315 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.725      ;
; 7.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.722      ;
; 7.322 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.718      ;
; 7.323 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.717      ;
; 7.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.715      ;
; 7.327 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.712      ;
; 7.329 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.706      ;
; 7.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.702      ;
; 7.336 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.704      ;
; 7.344 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.696      ;
; 7.348 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.692      ;
; 7.348 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.692      ;
; 7.349 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.691      ;
; 7.353 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.687      ;
; 7.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.684      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.682      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.682      ;
; 7.359 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.680      ;
; 7.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.678      ;
; 7.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.665      ;
; 7.377 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.662      ;
; 7.377 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.663      ;
; 7.378 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.662      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_ba_r[1]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_ba_r[0]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[3]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[6]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[7]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[8]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[9]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[10]                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.381 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[11]                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[9]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.656      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[7]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[6]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[3]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.655      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.656      ;
; 7.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.658      ;
; 7.390 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.650      ;
; 7.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[0]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.643      ;
; 7.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[1]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.643      ;
; 7.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[2]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.643      ;
; 7.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[4]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.643      ;
; 7.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_cmd:module_002|sdram_addr_r[5]                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.643      ;
; 7.395 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.640      ;
; 7.399 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.636      ;
; 7.401 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[5] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.634      ;
; 7.405 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[5] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.630      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[9]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.632      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.631      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[4]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.631      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[7]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.631      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[6]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.631      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[3]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.631      ;
; 7.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.632      ;
; 7.410 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.630      ;
; 7.412 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.627      ;
; 7.414 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.625      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 17.920 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.107      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.012 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.015      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.121 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.911      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.134 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.898      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.213 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.819      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.237 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.795      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.777      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.256 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.776      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.295 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 1.732      ;
; 18.301 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.731      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.394 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.792      ; 0.550      ;
; -1.387 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.792      ; 0.557      ;
; -1.275 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.792      ; 0.669      ;
; -1.216 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.792      ; 0.728      ;
; -1.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.792      ; 0.729      ;
; -0.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.791      ; 1.248      ;
; -0.688 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.791      ; 1.255      ;
; -0.576 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.791      ; 1.367      ;
; -0.517 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.791      ; 1.426      ;
; -0.516 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.791      ; 1.427      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.260  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.469      ;
; 0.267  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.476      ;
; 0.268  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.477      ;
; 0.269  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.478      ;
; 0.269  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.478      ;
; 0.270  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.479      ;
; 0.271  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.480      ;
; 0.353  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.562      ;
; 0.361  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.514      ;
; 0.376  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.534      ;
; 0.392  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.544      ;
; 0.396  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.548      ;
; 0.425  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.577      ;
; 0.428  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.001     ; 0.579      ;
; 0.432  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.584      ;
; 0.435  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.587      ;
; 0.448  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.600      ;
; 0.481  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.633      ;
; 0.502  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.654      ;
; 0.537  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.198      ; 0.887      ;
; 0.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.696      ;
; 0.562  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.128      ; 0.843      ;
; 0.563  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.715      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.579  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.185      ; 0.916      ;
; 0.603  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.756      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.355 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.364 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.375 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.385 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.439 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.493 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.502 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.515 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.674      ;
; 0.525 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.677      ;
; 0.528 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.537 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.691      ;
; 0.542 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.694      ;
; 0.547 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.704      ;
; 0.550 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.557 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.560 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.712      ;
; 0.563 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.715      ;
; 0.572 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.574 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.726      ;
; 0.577 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.726      ;
; 0.582 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.739      ;
; 0.585 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.587 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.744      ;
; 0.588 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.744      ;
; 0.594 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.746      ;
; 0.598 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.750      ;
; 0.607 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.612 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.617 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.774      ;
; 0.620 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.772      ;
; 0.622 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.779      ;
; 0.623 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.781      ;
; 0.627 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.779      ;
; 0.629 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.633 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.652 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.809      ;
; 0.657 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.251 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.262 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.264 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.416      ;
; 0.270 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.422      ;
; 0.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.296 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.499      ;
; 0.308 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.460      ;
; 0.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.464      ;
; 0.320 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.471      ;
; 0.330 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.481      ;
; 0.331 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.484      ;
; 0.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.486      ;
; 0.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.340 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.491      ;
; 0.342 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                          ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.494      ;
; 0.353 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[8]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.490      ;
; 0.363 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[4]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.520      ;
; 0.371 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[6]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[5]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[5]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[7]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[10]                                                                                                                                                      ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[10]                                                                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sdram_ref_req                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.410      ;
; 0.282 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.434      ;
; 0.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.436      ;
; 0.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.493      ;
; 0.295 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.447      ;
; 0.300 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[1]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.454      ;
; 0.304 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.456      ;
; 0.304 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.456      ;
; 0.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.468      ;
; 0.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.469      ;
; 0.322 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                      ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.474      ;
; 0.327 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0011                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.331 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.338 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.489      ;
; 0.339 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.490      ;
; 0.339 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.490      ;
; 0.339 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.491      ;
; 0.342 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.494      ;
; 0.343 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.494      ;
; 0.344 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.496      ;
; 0.347 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.499      ;
; 0.348 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[2]                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.497      ;
; 0.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                                                     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.507      ;
; 0.357 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.453 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.614      ; 1.193      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.522 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.812      ; 1.322      ;
; 1.525 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.811      ; 1.318      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.581 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.742      ; 1.193      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
; 1.639 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.799      ; 1.192      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|p0addr                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.217 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.815      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 6.526 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.898      ;
; 6.526 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.898      ;
; 6.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.886      ;
; 6.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.886      ;
; 6.586 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.838      ;
; 6.586 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.838      ;
; 6.602 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.822      ;
; 6.602 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.822      ;
; 6.624 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.800      ;
; 6.624 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.800      ;
; 6.635 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.789      ;
; 6.635 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.789      ;
; 6.661 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.763      ;
; 6.661 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.763      ;
; 6.680 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.744      ;
; 6.680 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.744      ;
; 6.727 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.697      ;
; 6.727 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.697      ;
; 6.746 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.678      ;
; 6.746 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.678      ;
; 6.765 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.664      ;
; 6.765 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.664      ;
; 6.828 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.601      ;
; 6.828 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.601      ;
; 6.849 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.580      ;
; 6.849 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.580      ;
; 6.888 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.541      ;
; 6.888 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.541      ;
; 6.971 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.458      ;
; 6.971 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.458      ;
; 7.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.415      ;
; 7.014 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.415      ;
; 7.026 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.398      ;
; 7.026 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.398      ;
; 7.031 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.398      ;
; 7.031 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.398      ;
; 7.111 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.318      ;
; 7.111 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.318      ;
; 7.146 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.278      ;
; 7.146 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.608     ; 1.278      ;
; 7.153 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.276      ;
; 7.153 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.276      ;
; 7.176 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.253      ;
; 7.176 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.253      ;
; 7.236 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.193      ;
; 7.236 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.193      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.024 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.015      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 1.784      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 1.772      ;
; 8.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 1.752      ;
; 8.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 1.752      ;
; 8.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 1.752      ;
; 8.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 1.752      ;
; 8.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 1.752      ;
; 8.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 1.670      ;
; 8.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 1.670      ;
; 8.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 1.670      ;
; 8.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 1.670      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.896 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 2.156      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 7.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 2.121      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.145 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 1.896      ;
; 8.181 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.011      ; 1.862      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.811      ;
; 8.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.784      ;
; 8.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.784      ;
; 8.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.784      ;
; 8.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.784      ;
; 8.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.784      ;
; 8.264 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.772      ;
; 8.264 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.772      ;
; 8.264 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.772      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.275 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.776      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.318 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.731      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.355 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 1.696      ;
; 8.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.653      ;
; 8.382 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.653      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.487 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.551      ;
; 8.523 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 1.517      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.567 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 1.471      ;
; 8.595 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.439      ;
; 8.595 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.439      ;
; 8.595 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.439      ;
; 8.595 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.439      ;
; 8.595 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.439      ;
; 8.603 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 1.437      ;
; 8.606 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.427      ;
; 8.606 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.427      ;
; 8.606 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.427      ;
; 8.675 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.359      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.759 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.799      ; 1.192      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.701 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.742      ; 1.193      ;
; -0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.811      ; 1.318      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.642 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.812      ; 1.322      ;
; -0.573 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.614      ; 1.193      ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 0.929 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.093      ;
; 1.033 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.192      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.034 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.194      ;
; 1.036 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.196      ;
; 1.036 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.196      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.040 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.197      ;
; 1.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.076 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 1.076 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 1.144 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.298      ;
; 1.150 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.322      ;
; 1.156 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.156 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.157 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.194 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.347      ;
; 1.194 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.347      ;
; 1.194 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.347      ;
; 1.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.359      ;
; 1.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.359      ;
; 1.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.359      ;
; 1.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.359      ;
; 1.205 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.359      ;
; 1.274 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.427      ;
; 1.274 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.427      ;
; 1.274 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.427      ;
; 1.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.437      ;
; 1.285 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.439      ;
; 1.285 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.439      ;
; 1.285 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.439      ;
; 1.285 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.439      ;
; 1.285 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.439      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.313 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.471      ;
; 1.357 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.517      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.393 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.551      ;
; 1.498 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.653      ;
; 1.498 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.653      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
; 1.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.696      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.214      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.075 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.228      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.139 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.294      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.308      ;
; 1.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.327      ;
; 1.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.327      ;
; 1.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.327      ;
; 1.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.327      ;
; 1.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.327      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.193 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.347      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.204 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.359      ;
; 1.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.407      ;
; 1.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.407      ;
; 1.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.407      ;
; 1.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.407      ;
; 1.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.407      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.427      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.284 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.439      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.590      ;
; 1.481 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.639      ;
; 1.481 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.639      ;
; 1.481 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.639      ;
; 1.481 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.639      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[7]|clk                                ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 2.262 ; 2.262 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 1.852 ; 1.852 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 2.052 ; 2.052 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 2.016 ; 2.016 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 1.990 ; 1.990 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 1.946 ; 1.946 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 2.262 ; 2.262 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 2.233 ; 2.233 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 2.080 ; 2.080 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 2.563 ; 2.563 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 2.800 ; 2.800 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.126 ; 4.126 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.818 ; 3.818 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.011 ; 4.011 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.126 ; 4.126 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.040 ; 4.040 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.056 ; 4.056 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.018 ; 4.018 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.000 ; 4.000 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -1.693 ; -1.693 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -1.697 ; -1.697 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -1.744 ; -1.744 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -1.860 ; -1.860 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -1.693 ; -1.693 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -1.770 ; -1.770 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -1.852 ; -1.852 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -1.897 ; -1.897 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -1.900 ; -1.900 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -2.012 ; -2.012 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -2.023 ; -2.023 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -3.794 ; -3.794 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.698 ; -3.698 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.698 ; -3.698 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.891 ; -3.891 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.962 ; -3.962 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.860 ; -3.860 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.954 ; -3.954 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.860 ; -3.860 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.006 ; -4.006 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.932 ; -3.932 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.900 ; -3.900 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.920 ; -3.920 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.936 ; -3.936 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.898 ; -3.898 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.880 ; -3.880 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.875 ; -3.875 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 4.945  ; 4.945  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.586  ; 2.586  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 4.841  ; 4.841  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 5.009  ; 5.009  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 5.129  ; 5.129  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 5.277  ; 5.277  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 5.481  ; 5.481  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 4.827  ; 4.827  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 4.809  ; 4.809  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 4.838  ; 4.838  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 4.475  ; 4.475  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 4.754  ; 4.754  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 4.730  ; 4.730  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.448  ; 4.448  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 4.690  ; 4.690  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 4.550  ; 4.550  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 4.326  ; 4.326  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 4.600  ; 4.600  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 4.584  ; 4.584  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 4.690  ; 4.690  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.934  ; 3.934  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 4.667  ; 4.667  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.667  ; 4.667  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.600  ; 4.600  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.399  ; 3.399  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 4.739  ; 4.739  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 4.642  ; 4.642  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 4.739  ; 4.739  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 4.671  ; 4.671  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.630  ; 3.630  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.678  ; 2.678  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.555  ; 2.555  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.765  ; 2.765  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.668  ; 2.668  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.175  ; 3.175  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.029  ; 3.029  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.936  ; 2.936  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.845  ; 2.845  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.757  ; 2.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.835  ; 2.835  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.029  ; 3.029  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.793  ; 2.793  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.610  ; 2.610  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.077  ; 3.077  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 3.256  ; 3.256  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.586  ; 2.586  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.987  ; 3.987  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.513  ; 3.513  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.679  ; 3.679  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.798  ; 3.798  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.572  ; 3.572  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.512  ; 3.512  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.517  ; 3.517  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.515  ; 3.515  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.019  ; 3.019  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.303  ; 3.303  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.286  ; 3.286  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.272  ; 3.272  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.254  ; 3.254  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.359  ; 3.359  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.158  ; 3.158  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.158  ; 3.158  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.309  ; 3.309  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.213  ; 3.213  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.181  ; 3.181  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 2.980  ; 2.980  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.200  ; 3.200  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.051  ; 3.051  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.227  ; 3.227  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 2.980  ; 2.980  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.233  ; 3.233  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.555  ; 2.555  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.678  ; 2.678  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.555  ; 2.555  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.765  ; 2.765  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.668  ; 2.668  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.175  ; 3.175  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.936  ; 2.936  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.845  ; 2.845  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.757  ; 2.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.835  ; 2.835  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.029  ; 3.029  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.793  ; 2.793  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.610  ; 2.610  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.077  ; 3.077  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 4.384 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.605 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.756 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.751 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.758 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.758 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.768 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.768 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.605 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 2.699 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.605 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.756 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.786 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.751 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.781 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.758 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.758 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.768 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.768 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.605 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 4.384     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.605     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.756     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.751     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.758     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.758     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.768     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.768     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.605     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 2.699     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.605     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.756     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.786     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.751     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.781     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.758     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.758     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.768     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.768     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.605     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                            ; -4.765   ; -2.356  ; 1.453    ; -1.161  ; -1.222              ;
;  CLOCK_50                                                   ; 15.521   ; 0.215   ; N/A      ; N/A     ; 9.000               ;
;  CMOS_PCLK                                                  ; -0.596   ; -2.356  ; 1.453    ; -1.161  ; -1.222              ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.765   ; 0.215   ; 5.894    ; 0.929   ; 17.873              ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.116    ; 0.215   ; 3.569    ; 1.059   ; 2.873               ;
; Design-wide TNS                                             ; -235.717 ; -10.672 ; 0.0      ; -35.606 ; -34.222             ;
;  CLOCK_50                                                   ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                  ; -10.075  ; -10.672 ; 0.000    ; -35.606 ; -34.222             ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -225.642 ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 3.795 ; 3.795 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 2.907 ; 2.907 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 3.272 ; 3.272 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 3.232 ; 3.232 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 3.185 ; 3.185 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 3.122 ; 3.122 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 3.795 ; 3.795 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 3.722 ; 3.722 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 3.406 ; 3.406 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 4.289 ; 4.289 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 4.820 ; 4.820 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 7.946 ; 7.946 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.497 ; 6.497 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.821 ; 6.821 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.924 ; 6.924 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.932 ; 6.932 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.666 ; 6.666 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.734 ; 6.734 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.003 ; 7.003 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.808 ; 6.808 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.829 ; 6.829 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.877 ; 6.877 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.783 ; 6.783 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.773 ; 6.773 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.785 ; 6.785 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -1.693 ; -1.693 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -1.697 ; -1.697 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -1.744 ; -1.744 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -1.860 ; -1.860 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -1.693 ; -1.693 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -1.770 ; -1.770 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -1.852 ; -1.852 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -1.897 ; -1.897 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -1.900 ; -1.900 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -2.012 ; -2.012 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -2.023 ; -2.023 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -3.794 ; -3.794 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.698 ; -3.698 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.698 ; -3.698 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.891 ; -3.891 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.962 ; -3.962 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.860 ; -3.860 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.954 ; -3.954 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.860 ; -3.860 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.006 ; -4.006 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.932 ; -3.932 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.900 ; -3.900 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.920 ; -3.920 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.936 ; -3.936 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.898 ; -3.898 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.880 ; -3.880 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.875 ; -3.875 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 10.419 ; 10.419 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.186  ; 5.186  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 11.699 ; 11.699 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 10.748 ; 10.748 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 11.699 ; 11.699 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 9.941  ; 9.941  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 10.266 ; 10.266 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 10.534 ; 10.534 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 10.947 ; 10.947 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 10.241 ; 10.241 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 11.497 ; 11.497 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 10.089 ; 10.089 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 10.075 ; 10.075 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 10.050 ; 10.050 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 10.095 ; 10.095 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 9.168  ; 9.168  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 9.886  ; 9.886  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 9.848  ; 9.848  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 9.161  ; 9.161  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 9.450  ; 9.450  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 9.577  ; 9.577  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 9.551  ; 9.551  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 9.691  ; 9.691  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 9.691  ; 9.691  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 9.615  ; 9.615  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 9.643  ; 9.643  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 9.653  ; 9.653  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 9.372  ; 9.372  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.908  ; 6.908  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 9.857  ; 9.857  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 9.572  ; 9.572  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.324  ; 9.324  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 9.857  ; 9.857  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 9.768  ; 9.768  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 9.388  ; 9.388  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.800  ; 5.800  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.800  ; 5.800  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.680  ; 5.680  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.730  ; 5.730  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.205  ; 5.205  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.184  ; 5.184  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.250  ; 5.250  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.601  ; 5.601  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.737  ; 5.737  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.334  ; 6.334  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.312  ; 6.312  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.132  ; 6.132  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.995  ; 5.995  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.811  ; 5.811  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.026  ; 6.026  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.753  ; 5.753  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.485  ; 5.485  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.620  ; 5.620  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.132  ; 6.132  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.608  ; 5.608  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.107  ; 5.107  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.951  ; 5.951  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.782  ; 5.782  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.278  ; 6.278  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.022  ; 6.022  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 3.256  ; 3.256  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.586  ; 2.586  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.987  ; 3.987  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 4.260  ; 4.260  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.513  ; 3.513  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.679  ; 3.679  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.798  ; 3.798  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.572  ; 3.572  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.512  ; 3.512  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.517  ; 3.517  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.515  ; 3.515  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.019  ; 3.019  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.303  ; 3.303  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.286  ; 3.286  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.272  ; 3.272  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.254  ; 3.254  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.359  ; 3.359  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.158  ; 3.158  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.158  ; 3.158  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.309  ; 3.309  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.213  ; 3.213  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.181  ; 3.181  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 2.980  ; 2.980  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.200  ; 3.200  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.051  ; 3.051  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.227  ; 3.227  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 2.980  ; 2.980  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.233  ; 3.233  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.555  ; 2.555  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.678  ; 2.678  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.555  ; 2.555  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.765  ; 2.765  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.668  ; 2.668  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.175  ; 3.175  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.593  ; 2.593  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.936  ; 2.936  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.845  ; 2.845  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.757  ; 2.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.835  ; 2.835  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.029  ; 3.029  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.793  ; 2.793  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.610  ; 2.610  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.077  ; 3.077  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                   ; CLOCK_50                                                   ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; CMOS_PCLK                                                  ; 63       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 6863     ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 66       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10135    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                   ; CLOCK_50                                                   ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; CMOS_PCLK                                                  ; 63       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 6863     ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 66       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10135    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 33       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0        ; 15       ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 156      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 156      ; 15       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 33       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0        ; 15       ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 156      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 156      ; 15       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 710   ; 710  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 10 12:26:11 2024
Info: Command: quartus_sta DoAn -c DoAn
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5an1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_i9n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_pe9:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DoAn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.765
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.765      -225.642 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -0.596       -10.075 CMOS_PCLK 
    Info (332119):     3.116         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    15.521         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.356       -10.672 CMOS_PCLK 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 1.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.552         0.000 CMOS_PCLK 
    Info (332119):     3.569         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     5.894         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -1.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.161       -35.606 CMOS_PCLK 
    Info (332119):     1.781         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     2.033         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -34.222 CMOS_PCLK 
    Info (332119):     2.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.931       -94.649 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.276         0.000 CMOS_PCLK 
    Info (332119):     6.921         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    17.920         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.394
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.394        -6.487 CMOS_PCLK 
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 1.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.453         0.000 CMOS_PCLK 
    Info (332119):     4.217         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     7.896         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.759
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.759       -23.464 CMOS_PCLK 
    Info (332119):     0.929         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     1.059         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -34.222 CMOS_PCLK 
    Info (332119):     2.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Fri May 10 12:26:12 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


