// Seed: 2641810751
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
);
  tri0 id_4 = id_0, id_5 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply0 id_6
);
  wire [1 : -1  ||  -1] id_8;
  assign id_2 = id_5;
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5
  );
  assign id_2 = id_1;
endmodule
