and r0, r0, r1, asr 1
mov r1, r0, ror 31
