\hypertarget{stm32f7xx__hal__pwr__ex_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.h File Reference}
\label{stm32f7xx__hal__pwr__ex_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr\_ex.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr\_ex.h}}


Header file of P\+WR H\+AL Extension module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P2}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P3}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P4}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P5}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P6}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N1\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N2\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P2}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N3\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P3}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N4\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P4}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N5\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P5}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N6\+\_\+\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P6}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N1\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1532f49233320e318a424fe32203b064}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P1}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P1}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N2\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698e757c66109dcedd4467fef8fe547b}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P2}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P2}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N3\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b189fb0cb1d7a46e07536e093cc8ce}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P3}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P3}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N4\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf220472f6f0e8d46e1796d48602bdb18}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P4}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P4}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N5\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df74a55d4a862ebc9ba47ec68a5a818}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P5}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P5}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N6\+\_\+\+L\+OW}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69a2e96770713aebeee5ec3996386b}{P\+W\+R\+\_\+\+C\+R2\+\_\+\+W\+U\+P\+P6}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+E\+W\+U\+P6}})
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2d9c42baced6964f88a2f5b82efb0a}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+M\+R\+U\+DS}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+ON}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+L\+P\+DS}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c513409a6f2017167955cb73c42654c}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+L\+P\+U\+DS}}))
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+O\+D\+R\+DY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b7be10191e6bc802d4162c62dc8468}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+O\+D\+R\+DY}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+O\+D\+S\+W\+R\+DY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a09d4af8e3a928f7ff8a681c936a0a}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+O\+D\+S\+W\+R\+DY}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+U\+D\+R\+DY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ab041a43cb6409a0fad59c5d0df631}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+U\+D\+R\+DY}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f6a2abbccc4b65e1b531618927e71a}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac752e520a530f84556121ae2685f47}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F2}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa772158df6f3f266a40fc11c91a1f44d}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F3}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2db21ff7703a92fcc462a771041a1}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F4}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a1f553a45b09295318eb8db6b51193}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F5}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N\+\_\+\+F\+L\+A\+G6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978383d85db8be197da1892b223b67ab}{P\+W\+R\+\_\+\+C\+S\+R2\+\_\+\+W\+U\+P\+F6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaa6904ae4fd3b27e546a1a9ca86fd0325}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+O\+V\+E\+R\+D\+R\+I\+V\+E\+\_\+\+E\+N\+A\+B\+LE}}()~(P\+WR-\/$>$C\+R1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+O\+D\+EN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+O\+V\+E\+R\+D\+R\+I\+V\+E\+\_\+\+D\+I\+S\+A\+B\+LE}()~(P\+WR-\/$>$C\+R1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+O\+D\+EN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga1f5fd3a41a03c729b283bf05af030716}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+O\+V\+E\+R\+D\+R\+I\+V\+E\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+E\+N\+A\+B\+LE}}()~(P\+WR-\/$>$C\+R1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+O\+D\+S\+W\+EN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive switching. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+O\+V\+E\+R\+D\+R\+I\+V\+E\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+LE}()~(P\+WR-\/$>$C\+R1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+O\+D\+S\+W\+EN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gafbaac4011a44566b0ba2a563736cca09}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+E\+N\+A\+B\+LE}}()~(P\+WR-\/$>$C\+R1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+U\+D\+EN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Under drive mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+D\+I\+S\+A\+B\+LE}()~(P\+WR-\/$>$C\+R1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+U\+D\+EN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga846a66516ac8a6212f414f3d801169f9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+O\+D\+R\+U\+D\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((P\+WR-\/$>$C\+S\+R1 \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check P\+WR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga474f22f28c87cc54df405d83852fcac1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+D\+R\+U\+D\+R\+\_\+\+F\+L\+AG}}()~(P\+WR-\/$>$C\+S\+R1 $\vert$= P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+U\+D\+R\+DY)
\begin{DoxyCompactList}\small\item\em Clear the Under-\/\+Drive Ready flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga4f35c4eed3de35db5422548943cf8b1b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+W\+U\+F\+L\+A\+G\+\_\+\+\_\+)~(P\+WR-\/$>$C\+S\+R2 \& (\+\_\+\+\_\+\+W\+U\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check Wake Up flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaf8743ab41addcd227d879ea209062f77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+W\+U\+F\+L\+A\+G\+\_\+\+\_\+)~(P\+WR-\/$>$C\+R2 $\vert$=  (\+\_\+\+\_\+\+W\+U\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the Wake\+Up pins flags. \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+VE}(R\+E\+G\+U\+L\+A\+T\+OR)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+IN}(\+\_\+\+\_\+\+P\+I\+N\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Get\+Voltage\+Range} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Control\+Voltage\+Scaling} (uint32\+\_\+t Voltage\+Scaling)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Flash\+Power\+Down} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Flash\+Power\+Down} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Bk\+Up\+Reg} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Bk\+Up\+Reg} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Main\+Regulator\+Low\+Voltage} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Main\+Regulator\+Low\+Voltage} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Low\+Regulator\+Low\+Voltage} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Low\+Regulator\+Low\+Voltage} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Over\+Drive} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Over\+Drive} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enter\+Under\+Drive\+S\+T\+O\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+T\+O\+P\+Entry)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of P\+WR H\+AL Extension module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 