Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jun  6 00:47:18 2025
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bachelor_wrapper_timing_summary_routed.rpt -pb bachelor_wrapper_timing_summary_routed.pb -rpx bachelor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bachelor_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   4           
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.957   -57693.012                   8284                23190        0.049        0.000                      0                23174        3.750        0.000                       0                 13651  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
combined_operations_clock                                                                   {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
combined_operations_clock                                                                       -10.957   -57693.012                   8284                22041        0.049        0.000                      0                22041        3.750        0.000                       0                 13168  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       21.496        0.000                      0                  928        0.122        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  combined_operations_clock                                                                        31.558        0.000                      0                    8                                                                        
combined_operations_clock                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.221        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           combined_operations_clock                                                                   combined_operations_clock                                                                         2.417        0.000                      0                  105        0.357        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       22.787        0.000                      0                  100        0.319        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      combined_operations_clock                                                                   combined_operations_clock                                                                   
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  combined_operations_clock                                                                   
(none)                                                                                      combined_operations_clock                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      combined_operations_clock                                                                                                                                                               
(none)                                                                                                                                                                                  combined_operations_clock                                                                   
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Setup :         8284  Failing Endpoints,  Worst Slack      -10.957ns,  Total Violation   -57693.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.957ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.983ns  (logic 9.899ns (47.176%)  route 11.084ns (52.824%))
  Logic Levels:           29  (CARRY4=20 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.253    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.370    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.487    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.810 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.408    26.218    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[30]
    SLICE_X113Y36        LUT5 (Prop_lut5_I0_O)        0.306    26.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[30]_i_1__40/O
                         net (fo=1, routed)           0.000    26.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[30]
    SLICE_X113Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X113Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[30]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X113Y36        FDRE (Setup_fdre_C_D)        0.031    15.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[30]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -26.524    
  -------------------------------------------------------------------
                         slack                                -10.957    

Slack (VIOLATED) :        -10.872ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.898ns  (logic 9.810ns (46.941%)  route 11.088ns (53.059%))
  Logic Levels:           29  (CARRY4=20 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.253    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.370    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.487    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.726 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.413    26.139    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[31]
    SLICE_X110Y36        LUT5 (Prop_lut5_I0_O)        0.301    26.440 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[31]_i_1__40/O
                         net (fo=1, routed)           0.000    26.440    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[31]
    SLICE_X110Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X110Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X110Y36        FDRE (Setup_fdre_C_D)        0.032    15.568    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -26.440    
  -------------------------------------------------------------------
                         slack                                -10.872    

Slack (VIOLATED) :        -10.838ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.865ns  (logic 9.782ns (46.882%)  route 11.083ns (53.118%))
  Logic Levels:           28  (CARRY4=19 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.253    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.370    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.693 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.407    26.100    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[26]
    SLICE_X113Y35        LUT5 (Prop_lut5_I0_O)        0.306    26.406 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[26]_i_1__40/O
                         net (fo=1, routed)           0.000    26.406    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[26]
    SLICE_X113Y35        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X113Y35        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[26]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X113Y35        FDRE (Setup_fdre_C_D)        0.032    15.568    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[26]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -26.406    
  -------------------------------------------------------------------
                         slack                                -10.838    

Slack (VIOLATED) :        -10.754ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.780ns  (logic 8.971ns (43.172%)  route 11.809ns (56.828%))
  Logic Levels:           25  (CARRY4=16 LUT1=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.245    23.805    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X111Y30        LUT4 (Prop_lut4_I0_O)        0.313    24.118 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_36__16/O
                         net (fo=1, routed)           0.000    24.118    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_36__16_n_0
    SLICE_X111Y30        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.650 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.650    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_20_n_0
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.764    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_11_n_0
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.878 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.878    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_2_n_0
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i___1_i_1/CO[3]
                         net (fo=32, routed)          1.205    26.197    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next1
    SLICE_X110Y36        LUT5 (Prop_lut5_I1_O)        0.124    26.321 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[28]_i_1__40/O
                         net (fo=1, routed)           0.000    26.321    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[28]
    SLICE_X110Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X110Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X110Y36        FDRE (Setup_fdre_C_D)        0.031    15.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -26.321    
  -------------------------------------------------------------------
                         slack                                -10.754    

Slack (VIOLATED) :        -10.744ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.769ns  (logic 9.693ns (46.669%)  route 11.076ns (53.331%))
  Logic Levels:           28  (CARRY4=19 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.253    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.370    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.609 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.401    26.010    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[27]
    SLICE_X111Y35        LUT5 (Prop_lut5_I0_O)        0.301    26.311 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[27]_i_1__40/O
                         net (fo=1, routed)           0.000    26.311    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[27]
    SLICE_X111Y35        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X111Y35        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[27]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X111Y35        FDRE (Setup_fdre_C_D)        0.031    15.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[27]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -26.311    
  -------------------------------------------------------------------
                         slack                                -10.744    

Slack (VIOLATED) :        -10.730ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.755ns  (logic 9.784ns (47.139%)  route 10.971ns (52.861%))
  Logic Levels:           29  (CARRY4=20 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.253 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.253    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.370 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.370    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.487 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.487    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.706 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.296    26.002    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[29]
    SLICE_X113Y36        LUT5 (Prop_lut5_I0_O)        0.295    26.297 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[29]_i_1__40/O
                         net (fo=1, routed)           0.000    26.297    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[29]
    SLICE_X113Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.694    15.177    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X113Y36        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[29]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X113Y36        FDRE (Setup_fdre_C_D)        0.031    15.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[29]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -26.297    
  -------------------------------------------------------------------
                         slack                                -10.730    

Slack (VIOLATED) :        -10.721ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_a_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.534ns  (logic 10.235ns (49.844%)  route 10.299ns (50.156%))
  Logic Levels:           29  (CARRY4=21 LUT1=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.732     5.494    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/combined_operations_clock
    SLICE_X77Y43         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_a_btint_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y43         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_a_btint_b_reg[7]/Q
                         net (fo=125, routed)         0.505     6.456    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/multiplier_a_btint_b[2]
    SLICE_X79Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.130 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_476/CO[3]
                         net (fo=1, routed)           0.000     7.130    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_476_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.352 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_449/O[0]
                         net (fo=2, routed)           0.605     7.957    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next15[6]
    SLICE_X82Y45         LUT1 (Prop_lut1_I0_O)        0.299     8.256 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_479__26/O
                         net (fo=1, routed)           0.000     8.256    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_479__26_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_408/CO[3]
                         net (fo=1, routed)           0.000     8.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_408_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.112 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_384/O[1]
                         net (fo=2, routed)           0.445     9.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next13[11]
    SLICE_X80Y46         LUT1 (Prop_lut1_I0_O)        0.306     9.863 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_409__24/O
                         net (fo=1, routed)           0.000     9.863    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_409__24_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.264 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_324/CO[3]
                         net (fo=1, routed)           0.000    10.264    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_324_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_302/O[1]
                         net (fo=2, routed)           0.799    11.397    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next11[14]
    SLICE_X79Y39         LUT1 (Prop_lut1_I0_O)        0.303    11.700 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_326__26/O
                         net (fo=1, routed)           0.000    11.700    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_326__26_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.098 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_228/CO[3]
                         net (fo=1, routed)           0.000    12.098    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_228_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.320 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_211/O[0]
                         net (fo=2, routed)           0.637    12.956    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next9[17]
    SLICE_X78Y37         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    13.668 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_135/O[2]
                         net (fo=2, routed)           0.779    14.448    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next7[19]
    SLICE_X88Y37         LUT1 (Prop_lut1_I0_O)        0.302    14.750 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_175__8/O
                         net (fo=1, routed)           0.000    14.750    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_175__8_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.151 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_89/CO[3]
                         net (fo=1, routed)           0.000    15.151    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_89_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.464 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_65/O[3]
                         net (fo=2, routed)           1.867    17.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next5[24]
    SLICE_X106Y9         LUT1 (Prop_lut1_I0_O)        0.306    17.637 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_68__6/O
                         net (fo=1, routed)           0.000    17.637    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_68__6_n_0
    SLICE_X106Y9         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.277 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_32/O[3]
                         net (fo=1, routed)           2.497    20.774    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/adder_subtractor_b_btint_a_next30_in[27]
    SLICE_X76Y37         LUT6 (Prop_lut6_I0_O)        0.306    21.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_14__23/O
                         net (fo=1, routed)           0.000    21.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_14__23_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.650 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_2/CO[2]
                         net (fo=145, routed)         0.688    22.338    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/i__i_2_n_1
    SLICE_X81Y38         LUT4 (Prop_lut4_I3_O)        0.313    22.651 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock[4]_i_3__29/O
                         net (fo=1, routed)           0.790    23.441    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock[4]_i_3__29_n_0
    SLICE_X93Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.021 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.021    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[4]_i_2_n_0
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.135 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.135    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[8]_i_2_n_0
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.249 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.249    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[12]_i_2_n_0
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[16]_i_2_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.477 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.477    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[20]_i_2_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.591 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.591    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[24]_i_2_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.705 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    24.706    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[28]_i_2_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.040 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.686    25.726    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_next0[30]
    SLICE_X88Y50         LUT6 (Prop_lut6_I0_O)        0.303    26.029 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock[30]_i_1__29/O
                         net (fo=1, routed)           0.000    26.029    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_next[30]
    SLICE_X88Y50         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.550    15.032    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/combined_operations_clock
    SLICE_X88Y50         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[30]/C
                         clock pessimism              0.280    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X88Y50         FDRE (Setup_fdre_C_D)        0.031    15.308    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/multiplier_2/lock_reg[30]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                -10.721    

Slack (VIOLATED) :        -10.718ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.738ns  (logic 9.433ns (45.486%)  route 11.305ns (54.514%))
  Logic Levels:           26  (CARRY4=17 LUT1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.541    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X99Y24         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y24         FDRE (Prop_fdre_C_Q)         0.456     5.997 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_a_btint_a_reg[23]/Q
                         net (fo=51, routed)          0.667     6.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/adder_subtractor_b_btint_a_reg[7]_0[7]
    SLICE_X98Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.789 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068/O
                         net (fo=1, routed)           0.000     6.789    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_1068_n_0
    SLICE_X98Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.367 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881/O[2]
                         net (fo=2, routed)           0.729     8.095    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_881_n_5
    SLICE_X94Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.573     8.668 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813/CO[3]
                         net (fo=1, routed)           0.000     8.668    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_813_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.983 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713/O[3]
                         net (fo=2, routed)           0.556     9.539    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_713_n_4
    SLICE_X95Y28         LUT1 (Prop_lut1_I0_O)        0.307     9.846 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23/O
                         net (fo=1, routed)           0.000     9.846    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_717__23_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.378 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531/CO[3]
                         net (fo=1, routed)           0.000    10.378    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_531_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509/O[3]
                         net (fo=2, routed)           0.570    11.261    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_509_n_4
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.306    11.567 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33/O
                         net (fo=1, routed)           0.000    11.567    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_513__33_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.080 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327/CO[3]
                         net (fo=1, routed)           0.000    12.080    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_327_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.299 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322/O[0]
                         net (fo=2, routed)           1.090    13.389    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_322_n_7
    SLICE_X96Y15         LUT1 (Prop_lut1_I0_O)        0.295    13.684 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32/O
                         net (fo=1, routed)           0.000    13.684    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_330__32_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.327 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170/O[3]
                         net (fo=2, routed)           2.567    16.894    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_170_n_4
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.307    17.201 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33/O
                         net (fo=1, routed)           0.000    17.201    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_174__33_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.745 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68/O[2]
                         net (fo=2, routed)           2.615    20.360    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_68_n_5
    SLICE_X99Y27         LUT1 (Prop_lut1_I0_O)        0.301    20.661 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36/O
                         net (fo=1, routed)           0.000    20.661    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_80__36_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.062 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37/CO[3]
                         net (fo=1, routed)           0.000    21.062    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_37_n_0
    SLICE_X99Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35/O[3]
                         net (fo=1, routed)           0.566    21.941    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_35_n_4
    SLICE_X101Y28        LUT4 (Prop_lut4_I0_O)        0.306    22.247 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32/O
                         net (fo=1, routed)           0.000    22.247    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_14__32_n_0
    SLICE_X101Y28        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    22.561 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2/CO[2]
                         net (fo=148, routed)         1.128    23.688    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/i__i_2_n_1
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.313    24.001 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40/O
                         net (fo=1, routed)           0.189    24.190    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[4]_i_3__40_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.019 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.019    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.136 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.136    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.355 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.629    25.985    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.295    26.280 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock[17]_i_1__40/O
                         net (fo=1, routed)           0.000    26.280    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_next[17]
    SLICE_X113Y30        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.688    15.171    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/combined_operations_clock
    SLICE_X113Y30        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[17]/C
                         clock pessimism              0.394    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X113Y30        FDRE (Setup_fdre_C_D)        0.032    15.562    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/multiplier_1/lock_reg[17]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                         -26.280    
  -------------------------------------------------------------------
                         slack                                -10.718    

Slack (VIOLATED) :        -10.693ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_b_btint_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.335ns  (logic 7.366ns (36.224%)  route 12.969ns (63.776%))
  Logic Levels:           21  (CARRY4=12 LUT1=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.734     5.496    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X87Y40         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y40         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[6]/Q
                         net (fo=5, routed)           1.779     7.732    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]_0[5]
    SLICE_X100Y60        LUT2 (Prop_lut2_I0_O)        0.124     7.856 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_795__1/O
                         net (fo=1, routed)           0.000     7.856    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_795__1_n_0
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.400 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_658__0/O[2]
                         net (fo=2, routed)           1.834    10.234    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next15[2]
    SLICE_X46Y61         LUT1 (Prop_lut1_I0_O)        0.301    10.535 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_663__1/O
                         net (fo=1, routed)           0.000    10.535    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_663__1_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.911 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_552__0/CO[3]
                         net (fo=1, routed)           0.000    10.911    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_552__0_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.150 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_547__0/O[2]
                         net (fo=2, routed)           0.663    11.813    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next13[6]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562    12.375 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    12.375    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_439__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.597 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_434__1/O[0]
                         net (fo=2, routed)           1.517    14.114    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next11[8]
    SLICE_X80Y54         LUT1 (Prop_lut1_I0_O)        0.299    14.413 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_442__1/O
                         net (fo=1, routed)           0.000    14.413    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_442__1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.963 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_316__1/CO[3]
                         net (fo=1, routed)           0.000    14.963    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_316__1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.185 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_315__0/O[0]
                         net (fo=2, routed)           1.299    16.484    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next9[12]
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.299    16.783 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_319__1/O
                         net (fo=1, routed)           0.000    16.783    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_319__1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.316 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000    17.316    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_174__0_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.535 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_204__0/O[0]
                         net (fo=2, routed)           0.839    18.375    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next7[16]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.708    19.083 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_164__0/O[2]
                         net (fo=2, routed)           0.582    19.665    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next5[18]
    SLICE_X48Y61         LUT1 (Prop_lut1_I0_O)        0.302    19.967 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_165__0/O
                         net (fo=1, routed)           0.000    19.967    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_165__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.368 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    20.368    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_63__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.702 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a_reg[0]_i_71__0/O[1]
                         net (fo=1, routed)           0.931    21.632    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_u_btint_a_next3[21]
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.303    21.935 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_23__0/O
                         net (fo=1, routed)           0.466    22.401    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_23__0_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    22.525 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/cell_c_out_d_btint_a[0]_i_7__1/O
                         net (fo=1, routed)           0.571    23.096    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/cell_c_out_d_btint_b_reg[0]_13
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    23.220 f  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/cell_c_out_d_btint_a[0]_i_2__1/O
                         net (fo=17, routed)          0.355    23.575    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/cell_c_out_d_btint_a[0]_i_2__1_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    23.699 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/multiplier_a_btint_a[23]_i_1__6/O
                         net (fo=39, routed)          2.132    25.831    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_a_btint_a[0]
    SLICE_X18Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_b_btint_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.566    15.049    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X18Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_b_btint_b_reg[7]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X18Y29         FDRE (Setup_fdre_C_CE)      -0.169    15.138    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_b_btint_b_reg[7]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -25.831    
  -------------------------------------------------------------------
                         slack                                -10.693    

Slack (VIOLATED) :        -10.682ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.604ns  (logic 10.185ns (49.432%)  route 10.419ns (50.568%))
  Logic Levels:           31  (CARRY4=22 LUT1=5 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.745     5.507    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X31Y0          FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.963 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[23]/Q
                         net (fo=8, routed)           0.608     6.571    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_0[7]
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.695 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1176/O
                         net (fo=1, routed)           0.000     6.695    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1176_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.245 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     7.245    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_959_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.467 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_929/O[0]
                         net (fo=2, routed)           0.693     8.160    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next15[4]
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.299     8.459 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_962__8/O
                         net (fo=1, routed)           0.000     8.459    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_962__8_n_0
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_803/CO[3]
                         net (fo=1, routed)           0.000     8.992    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_803_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.211 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_776/O[0]
                         net (fo=2, routed)           0.746     9.957    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next13[8]
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.295    10.252 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_806__8/O
                         net (fo=1, routed)           0.000    10.252    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_806__8_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.895 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_623/O[3]
                         net (fo=2, routed)           1.047    11.942    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next11[11]
    SLICE_X26Y10         LUT1 (Prop_lut1_I0_O)        0.307    12.249 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_627__8/O
                         net (fo=1, routed)           0.000    12.249    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_627__8_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.762 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_439/CO[3]
                         net (fo=1, routed)           0.000    12.762    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_439_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.879 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_421/CO[3]
                         net (fo=1, routed)           0.000    12.879    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_421_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.098 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_416/O[0]
                         net (fo=2, routed)           0.721    13.818    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next9[20]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.295    14.113 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_424__8/O
                         net (fo=1, routed)           0.000    14.113    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_424__8_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.691 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_236/O[2]
                         net (fo=2, routed)           1.930    16.622    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next7[22]
    SLICE_X89Y14         LUT1 (Prop_lut1_I0_O)        0.301    16.923 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_252__11/O
                         net (fo=1, routed)           0.000    16.923    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_252__11_n_0
    SLICE_X89Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.324 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_111/CO[3]
                         net (fo=1, routed)           0.000    17.324    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_111_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.546 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_100/O[0]
                         net (fo=2, routed)           1.897    19.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next5[24]
    SLICE_X31Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    20.125 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_46/CO[3]
                         net (fo=1, routed)           0.000    20.125    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_46_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.347 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_44/O[0]
                         net (fo=1, routed)           0.975    21.322    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next30_in[28]
    SLICE_X27Y13         LUT6 (Prop_lut6_I2_O)        0.299    21.621 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.621    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.191 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.629    22.820    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X22Y13         LUT3 (Prop_lut3_I1_O)        0.313    23.133 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.566    23.700    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.280 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.280    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.394    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.508 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.508    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.622 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.622    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.850    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.964    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.203 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.607    25.810    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[31]
    SLICE_X24Y21         LUT5 (Prop_lut5_I0_O)        0.302    26.112 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[31]_i_1__12/O
                         net (fo=1, routed)           0.000    26.112    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[31]
    SLICE_X24Y21         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.557    15.040    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X24Y21         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/C
                         clock pessimism              0.394    15.434    
                         clock uncertainty           -0.035    15.399    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)        0.031    15.430    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -26.112    
  -------------------------------------------------------------------
                         slack                                -10.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[554]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[554]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.826%)  route 0.179ns (44.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.626     1.573    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X51Y121        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[554]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.128     1.701 r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[554]/Q
                         net (fo=3, routed)           0.179     1.880    bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync2[554]
    SLICE_X48Y122        LUT3 (Prop_lut3_I2_O)        0.098     1.978 r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity[554]_i_1/O
                         net (fo=1, routed)           0.000     1.978    bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity11660_out
    SLICE_X48Y122        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.899     2.093    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X48Y122        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[554]/C
                         clock pessimism             -0.255     1.838    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.092     1.930    bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[554]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.236%)  route 0.244ns (56.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.637     1.584    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X47Y137        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[139]/Q
                         net (fo=3, routed)           0.244     1.970    bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1[139]
    SLICE_X50Y134        LUT3 (Prop_lut3_I2_O)        0.045     2.015 r  bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity[139]_i_1/O
                         net (fo=1, routed)           0.000     2.015    bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity12149_out
    SLICE_X50Y134        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.902     2.096    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X50Y134        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity_reg[139]/C
                         clock pessimism             -0.255     1.841    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.120     1.961    bachelor_i/vio_0/inst/PROBE_IN_INST/up_activity_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_overflow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_overflow_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.042%)  route 0.250ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.561     1.508    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/combined_operations_clock
    SLICE_X39Y47         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_overflow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/cell_c_out_u_overflow_reg[0]/Q
                         net (fo=1, routed)           0.250     1.899    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_overflow_reg[21]_0[14]
    SLICE_X39Y55         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_overflow_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.826     2.020    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X39Y55         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_overflow_reg[20]/C
                         clock pessimism             -0.247     1.773    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.070     1.843    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_u_overflow_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/shift_register/shift_register_state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/multiplier_product_btint_b_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.622%)  route 0.234ns (62.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.589     1.536    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/shift_register/combined_operations_clock
    SLICE_X29Y47         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/shift_register/shift_register_state_btint_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/shift_register/shift_register_state_btint_b_reg[7]/Q
                         net (fo=2, routed)           0.234     1.911    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/shift_register_state_btint_b[7]
    SLICE_X30Y50         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/multiplier_product_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.847     2.041    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/combined_operations_clock
    SLICE_X30Y50         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/multiplier_product_btint_b_reg[7]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDSE (Hold_fdse_C_D)         0.059     1.853    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_2/multiplier_product_btint_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/adder_subtractor_b_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.143%)  route 0.235ns (55.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.582     1.529    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/combined_operations_clock
    SLICE_X63Y50         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/adder_subtractor_b_btint_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/adder_subtractor_b_btint_b_reg[0]/Q
                         net (fo=2, routed)           0.235     1.905    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/adder_subtractor_b_btint_b[0]
    SLICE_X75Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.950 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a[0]_i_1__9/O
                         net (fo=1, routed)           0.000     1.950    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a[0]_i_1__9_n_0
    SLICE_X75Y49         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.854     2.048    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/combined_operations_clock
    SLICE_X75Y49         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a_reg[0]/C
                         clock pessimism             -0.247     1.801    
    SLICE_X75Y49         FDRE (Hold_fdre_C_D)         0.091     1.892    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_0/shift_register/shift_register_output_btint_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_a_btint_a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.400%)  route 0.236ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.560     1.507    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X47Y43         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[1]/Q
                         net (fo=5, routed)           0.236     1.884    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]_0[0]
    SLICE_X52Y44         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_a_btint_a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.823     2.017    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X52Y44         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_a_btint_a_reg[17]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.057     1.822    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_a_btint_a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.551     1.498    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X45Y20         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_a_reg[66]/Q
                         net (fo=6, routed)           0.248     1.887    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/Q[2]
    SLICE_X52Y20         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.812     2.006    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X52Y20         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/C
                         clock pessimism             -0.252     1.754    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.070     1.824    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[331]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[331]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.819%)  route 0.229ns (55.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.633     1.580    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X47Y131        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[331]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.141     1.721 f  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[331]/Q
                         net (fo=3, routed)           0.229     1.950    bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1[331]
    SLICE_X51Y130        LUT3 (Prop_lut3_I1_O)        0.045     1.995 r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity[331]_i_1/O
                         net (fo=1, routed)           0.000     1.995    bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity1991_out
    SLICE_X51Y130        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[331]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.898     2.092    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X51Y130        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[331]/C
                         clock pessimism             -0.255     1.837    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.092     1.929    bachelor_i/vio_0/inst/PROBE_IN_INST/dn_activity_reg[331]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/state_u_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_b_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.723%)  route 0.230ns (55.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.550     1.497    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X47Y21         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/state_u_btint_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/state_u_btint_b_reg[0]/Q
                         net (fo=35, routed)          0.230     1.868    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/multiplier_a_btint_b_reg[24]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/multiplier_a_btint_b[24]_i_1__7/O
                         net (fo=1, routed)           0.000     1.913    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_b_reg[31]_0[0]
    SLICE_X53Y20         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_b_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.812     2.006    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X53Y20         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_b_reg[24]/C
                         clock pessimism             -0.252     1.754    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.091     1.845    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_b_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.340%)  route 0.243ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.578     1.525    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/combined_operations_clock
    SLICE_X30Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_a_btint_a_reg[30]/Q
                         net (fo=4, routed)           0.243     1.931    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/adder_subtractor_b_btint_a_reg[7]_0[6]
    SLICE_X31Y48         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.857     2.051    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/combined_operations_clock
    SLICE_X31Y48         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[6]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.055     1.859    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/multiplier_0/a_old_btint_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         combined_operations_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { combined_operations_clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  combined_operations_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y55   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y47   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y48   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y48   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y55   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y48   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y49   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y53   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y53   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       21.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 1.118ns (9.818%)  route 10.269ns (90.182%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 36.748 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.518     4.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          5.197    10.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.148    10.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.126    11.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.328    11.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           3.946    15.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X35Y130        LUT5 (Prop_lut5_I2_O)        0.124    15.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000    15.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X35Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.646    36.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X35Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.457    37.204    
                         clock uncertainty           -0.035    37.169    
    SLICE_X35Y130        FDRE (Setup_fdre_C_D)        0.029    37.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.198    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                 21.496    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 0.952ns (9.385%)  route 9.191ns (90.615%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           2.043    14.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X48Y143        FDRE (Setup_fdre_C_R)       -0.429    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 0.952ns (9.385%)  route 9.191ns (90.615%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           2.043    14.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X48Y143        FDRE (Setup_fdre_C_R)       -0.429    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 0.952ns (9.385%)  route 9.191ns (90.615%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           2.043    14.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X48Y143        FDRE (Setup_fdre_C_R)       -0.429    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 0.952ns (9.385%)  route 9.191ns (90.615%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           2.043    14.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X48Y143        FDRE (Setup_fdre_C_R)       -0.429    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 0.952ns (9.385%)  route 9.191ns (90.615%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           2.043    14.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X48Y143        FDRE (Setup_fdre_C_R)       -0.429    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 0.952ns (9.434%)  route 9.139ns (90.566%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 36.759 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           4.194    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I3_O)        0.124    10.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    12.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    12.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.124    12.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.991    14.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.357    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X33Y147        FDRE (Setup_fdre_C_R)       -0.429    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                 22.086    

Slack (MET) :             22.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.759ns (7.891%)  route 8.859ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.518     4.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          5.197    10.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124    10.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.049    11.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.117    11.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          2.614    13.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X3Y17          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.648    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X3Y17          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.325    37.075    
                         clock uncertainty           -0.035    37.039    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.429    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                 22.677    

Slack (MET) :             22.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.759ns (7.891%)  route 8.859ns (92.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.518     4.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          5.197    10.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124    10.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.049    11.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.117    11.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          2.614    13.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X3Y17          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.648    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X3Y17          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.325    37.075    
                         clock uncertainty           -0.035    37.039    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.429    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                 22.677    

Slack (MET) :             22.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 0.766ns (7.834%)  route 9.012ns (92.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.747ns = ( 36.747 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.518     4.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          6.100    10.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.239    12.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.673    14.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.325    37.072    
                         clock uncertainty           -0.035    37.036    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.169    36.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 22.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.407     1.685    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.075     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.402     1.628    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.078     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.661     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.065     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.409     1.724    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.075     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.178%)  route 0.171ns (54.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X1Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     1.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.171     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X4Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.885     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.370     1.714    
    SLICE_X4Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.068     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X29Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.402     1.627    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.076     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.068     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.402     1.628    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.075     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.406     1.685    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.075     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.937%)  route 0.070ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.661     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.070     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.409     1.724    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.076     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.070     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.402     1.628    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.076     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.071     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.405     1.641    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.076     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X112Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y25     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  combined_operations_clock

Setup :            0  Failing Endpoints,  Worst Slack       31.558ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.704%)  route 0.755ns (64.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.755     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X7Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y27          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 31.558    

Slack (MET) :             31.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.169%)  route 0.625ns (57.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y27          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                 31.824    

Slack (MET) :             31.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.277%)  route 0.649ns (58.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.649     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 31.852    

Slack (MET) :             31.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.914%)  route 0.607ns (57.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 31.892    

Slack (MET) :             31.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.879ns  (logic 0.419ns (47.687%)  route 0.460ns (52.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.460     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 31.902    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.111%)  route 0.495ns (48.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.495     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.429%)  route 0.505ns (52.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.505     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.439     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 32.058    





---------------------------------------------------------------------------------------------------
From Clock:  combined_operations_clock
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.221ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.725ns  (logic 0.518ns (30.022%)  route 1.207ns (69.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.207     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)       -0.054     9.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.374ns  (logic 0.456ns (33.198%)  route 0.918ns (66.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.918     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.483%)  route 0.794ns (63.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.794     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.706%)  route 0.591ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.175%)  route 0.771ns (62.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.771     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.977ns  (logic 0.478ns (48.901%)  route 0.499ns (51.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.499     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.224     9.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.688%)  route 0.638ns (58.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.638     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.497%)  route 0.450ns (46.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  8.985    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 0.456ns (6.477%)  route 6.584ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.584    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y49          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.656    15.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y49          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.280    15.419    
                         clock uncertainty           -0.035    15.383    
    SLICE_X6Y49          FDCE (Recov_fdce_C_CLR)     -0.319    15.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 0.456ns (6.477%)  route 6.584ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.584    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y49          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.656    15.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y49          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.280    15.419    
                         clock uncertainty           -0.035    15.383    
    SLICE_X6Y49          FDCE (Recov_fdce_C_CLR)     -0.319    15.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 0.456ns (6.477%)  route 6.584ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.584    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y49          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.656    15.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y49          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.280    15.419    
                         clock uncertainty           -0.035    15.383    
    SLICE_X6Y49          FDCE (Recov_fdce_C_CLR)     -0.319    15.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.456ns (9.172%)  route 4.516ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         4.516    10.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.475    14.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.294    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X34Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.456ns (9.172%)  route 4.516ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         4.516    10.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.475    14.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.294    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X34Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.456ns (14.251%)  route 2.744ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.744     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.477    14.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.294    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.456ns (14.251%)  route 2.744ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.744     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.477    14.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.294    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.456ns (13.121%)  route 3.019ns (86.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.019     9.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.697    15.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.412    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X26Y141        FDCE (Recov_fdce_C_CLR)     -0.319    15.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.456ns (13.121%)  route 3.019ns (86.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.019     9.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.697    15.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.412    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X26Y141        FDCE (Recov_fdce_C_CLR)     -0.319    15.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.456ns (13.121%)  route 3.019ns (86.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.019     9.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.697    15.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.412    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X26Y141        FDCE (Recov_fdce_C_CLR)     -0.319    15.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.397%)  route 0.308ns (68.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.658     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141     1.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.308     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X28Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.847     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X28Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.252     1.789    
    SLICE_X28Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.082%)  route 0.200ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.616     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y31          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.128     1.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.200     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y36          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.887     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y36          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.480     1.601    
    SLICE_X6Y36          FDPE (Remov_fdpe_C_PRE)     -0.125     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.089%)  route 0.217ns (56.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.623     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.889     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.501     1.582    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.089%)  route 0.217ns (56.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.623     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.889     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.501     1.582    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.089%)  route 0.217ns (56.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.623     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.889     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.501     1.582    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.424%)  route 0.246ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.640     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.728 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.246     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.912     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X33Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.424%)  route 0.246ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.640     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.728 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.246     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.912     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X33Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.424%)  route 0.246ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.640     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.728 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.246     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.912     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X33Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.623     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.227     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y42          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.892     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y42          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.615     1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y30          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.254     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.879     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.500     1.573    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       22.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 1.104ns (11.935%)  route 8.146ns (88.065%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 36.803 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          2.043    13.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.357    37.159    
                         clock uncertainty           -0.035    37.124    
    SLICE_X29Y107        FDCE (Recov_fdce_C_CLR)     -0.613    36.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.511    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 22.787    

Slack (MET) :             22.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 1.104ns (12.202%)  route 7.943ns (87.798%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 36.803 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.840    13.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.357    37.159    
                         clock uncertainty           -0.035    37.124    
    SLICE_X31Y107        FDCE (Recov_fdce_C_CLR)     -0.613    36.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.511    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                 22.990    

Slack (MET) :             23.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.104ns (12.382%)  route 7.812ns (87.618%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 36.803 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.709    13.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.357    37.159    
                         clock uncertainty           -0.035    37.124    
    SLICE_X30Y108        FDCE (Recov_fdce_C_CLR)     -0.527    36.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.597    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                 23.207    

Slack (MET) :             23.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.104ns (12.382%)  route 7.812ns (87.618%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 36.803 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.709    13.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.357    37.159    
                         clock uncertainty           -0.035    37.124    
    SLICE_X30Y108        FDCE (Recov_fdce_C_CLR)     -0.527    36.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.597    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                 23.207    

Slack (MET) :             23.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.104ns (12.775%)  route 7.538ns (87.225%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.434    13.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X32Y110        FDCE (Recov_fdce_C_CLR)     -0.527    36.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                 23.435    

Slack (MET) :             23.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.104ns (12.775%)  route 7.538ns (87.225%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.434    13.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.357    37.112    
                         clock uncertainty           -0.035    37.077    
    SLICE_X32Y110        FDCE (Recov_fdce_C_CLR)     -0.527    36.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                 23.435    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 1.104ns (12.841%)  route 7.493ns (87.159%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 36.802 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.390    13.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.357    37.158    
                         clock uncertainty           -0.035    37.123    
    SLICE_X29Y110        FDCE (Recov_fdce_C_CLR)     -0.613    36.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 23.439    

Slack (MET) :             23.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 1.104ns (13.223%)  route 7.245ns (86.777%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.142    12.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.357    37.113    
                         clock uncertainty           -0.035    37.078    
    SLICE_X35Y110        FDCE (Recov_fdce_C_CLR)     -0.613    36.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.465    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                 23.642    

Slack (MET) :             24.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.104ns (13.979%)  route 6.794ns (86.021%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.690    12.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.357    37.113    
                         clock uncertainty           -0.035    37.078    
    SLICE_X36Y108        FDCE (Recov_fdce_C_CLR)     -0.527    36.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 24.180    

Slack (MET) :             24.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.104ns (13.979%)  route 6.794ns (86.021%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.047     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456     4.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.488     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y140       LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.860     8.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y116       LUT4 (Prop_lut4_I3_O)        0.150     8.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.756    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X49Y110        LUT1 (Prop_lut1_I0_O)        0.374    11.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.690    12.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.357    37.113    
                         clock uncertainty           -0.035    37.078    
    SLICE_X36Y108        FDCE (Recov_fdce_C_CLR)     -0.527    36.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 24.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.615     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.883     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.390     1.692    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.615     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.883     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.390     1.692    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.319%)  route 0.192ns (57.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.192     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y46          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.370     1.721    
    SLICE_X6Y46          FDPE (Remov_fdpe_C_PRE)     -0.071     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.319%)  route 0.192ns (57.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.192     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y46          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.370     1.721    
    SLICE_X6Y46          FDPE (Remov_fdpe_C_PRE)     -0.071     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.186     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X3Y45          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X3Y45          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y46          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.225     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.391     1.701    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Max Delay          2853 Endpoints
Min Delay          2853 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[168]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.287ns  (logic 0.608ns (3.977%)  route 14.679ns (96.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.736    20.751    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X102Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[168]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.774     5.257    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X102Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[168]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[471]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.098ns  (logic 0.608ns (4.027%)  route 14.490ns (95.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.547    20.562    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X103Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[471]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.774     5.257    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X103Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[471]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[472]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.070ns  (logic 0.608ns (4.034%)  route 14.462ns (95.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.519    20.535    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X103Y133       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[472]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.262    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X103Y133       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[472]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.949ns  (logic 0.608ns (4.067%)  route 14.341ns (95.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.398    20.413    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X102Y129       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.775     5.258    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X102Y129       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[200]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.924ns  (logic 0.608ns (4.074%)  route 14.316ns (95.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.373    20.388    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[200]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.774     5.257    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y128       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[200]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[519]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.923ns  (logic 0.608ns (4.074%)  route 14.315ns (95.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.372    20.387    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y133       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[519]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.779     5.262    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y133       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[519]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[328]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.782ns  (logic 0.608ns (4.113%)  route 14.174ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.231    20.246    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[328]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.778     5.261    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[328]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[504]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.782ns  (logic 0.608ns (4.113%)  route 14.174ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.231    20.246    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[504]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.778     5.261    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[504]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[536]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.782ns  (logic 0.608ns (4.113%)  route 14.174ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.231    20.246    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[536]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.778     5.261    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y132       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[536]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[312]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.781ns  (logic 0.608ns (4.113%)  route 14.173ns (95.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.702     5.464    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y95         FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.920 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.943     6.863    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.152     7.015 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        13.230    20.245    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X105Y130       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[312]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.775     5.258    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X105Y130       FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[312]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.560     1.507    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/out
    SLICE_X43Y4          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[8]/Q
                         net (fo=3, routed)           0.109     1.757    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg_n_0_[8]
    SLICE_X41Y5          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.827     2.021    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X41Y5          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[8]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.550     1.497    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X44Y27         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[90]/Q
                         net (fo=2, routed)           0.124     1.762    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[10]
    SLICE_X44Y26         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.812     2.006    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X44Y26         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[90]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[313]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.555     1.502    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X52Y98         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[313]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[313]/Q
                         net (fo=1, routed)           0.120     1.763    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg[313]
    SLICE_X53Y97         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.823     2.017    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X53Y97         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[313]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.555     1.502    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X45Y33         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[64]/Q
                         net (fo=3, routed)           0.120     1.763    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg_n_0_[64]
    SLICE_X45Y32         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.819     2.013    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X45Y32         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[64]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.561     1.508    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/out
    SLICE_X36Y49         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[27]/Q
                         net (fo=2, routed)           0.094     1.766    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/LOOP_I[1].data_int_reg_n_0_[27]
    SLICE_X37Y49         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.828     2.022    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/clk
    SLICE_X37Y49         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[27]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.579     1.526    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/out
    SLICE_X28Y50         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[26]/Q
                         net (fo=2, routed)           0.100     1.767    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/mem_probe_out[0][26]
    SLICE_X29Y50         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.847     2.041    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/clk
    SLICE_X29Y50         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[26]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[564]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.626     1.573    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X52Y121        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[564]/Q
                         net (fo=1, routed)           0.054     1.768    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg[564]
    SLICE_X53Y121        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[564]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.896     2.090    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X53Y121        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[564]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.560     1.507    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/out
    SLICE_X43Y6          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.125     1.773    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg_n_0_[0]
    SLICE_X44Y5          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.827     2.021    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X44Y5          FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.566     1.513    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/out
    SLICE_X27Y70         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/data_int_reg[1]/Q
                         net (fo=2, routed)           0.122     1.776    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Q[1]
    SLICE_X27Y71         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.833     2.027    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/clk
    SLICE_X27Y71         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/Probe_out_reg[1]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.585     1.532    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X13Y20         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[40]/Q
                         net (fo=3, routed)           0.103     1.776    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[8]
    SLICE_X12Y20         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.852     2.046    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X12Y20         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[40]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  combined_operations_clock

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 0.518ns (11.264%)  route 4.081ns (88.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.888     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.518     4.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           4.081     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X7Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.652     5.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X7Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 0.456ns (16.703%)  route 2.274ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.894     4.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     4.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          2.274     7.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X28Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.511     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.751ns  (logic 1.309ns (47.588%)  route 1.442ns (52.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y25          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.442     6.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X3Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.649     5.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X3Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 1.344ns (52.173%)  route 1.232ns (47.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y25          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.232     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X3Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.649     5.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X3Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 0.518ns (19.800%)  route 2.098ns (80.200%))
  Logic Levels:           0  
  Clock Path Skew:        1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X32Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.518     4.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           2.098     6.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.654     5.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.517ns  (logic 1.314ns (52.209%)  route 1.203ns (47.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y25          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.203     6.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X9Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.572     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 1.317ns (54.077%)  route 1.118ns (45.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y25          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.118     6.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X5Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.650     5.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X5Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.335ns  (logic 1.336ns (57.208%)  route 0.999ns (42.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.822     4.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X4Y30          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.999     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X0Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.653     5.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X0Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 1.336ns (56.737%)  route 1.019ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y25          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.019     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X8Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.567     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 1.317ns (58.205%)  route 0.946ns (41.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.822     4.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X4Y30          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.946     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X0Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.653     5.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X0Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.919%)  route 0.185ns (59.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.185     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.847     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.613     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.155     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.879     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.015%)  route 0.177ns (57.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.128     1.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.177     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.892     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.420%)  route 0.169ns (54.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.169     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.892     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.883%)  route 0.229ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.229     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.847     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.013%)  route 0.248ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.128     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.248     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X29Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.836     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.030%)  route 0.170ns (50.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.613     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.170     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.877     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.786%)  route 0.190ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.148     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.190     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.888     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.157%)  route 0.202ns (58.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.202     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.892     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.911%)  route 0.221ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.611     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.221     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.879     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.957ns  (logic 0.456ns (5.731%)  route 7.501ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        -1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.501    13.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X4Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.650     3.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.746    12.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.746    12.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.746    12.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     3.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.456ns (10.664%)  route 3.820ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.845     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456     6.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.820     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.620     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.148     1.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.890     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.622     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.148     1.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X4Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.653     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X26Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.148     1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X26Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X26Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.622     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X7Y40          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     1.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.174     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X7Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.891     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X7Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.623     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.128     1.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X5Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X5Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.906%)  route 0.228ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.574     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X31Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.228     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.842     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X31Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.539%)  route 0.180ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.624     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X5Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.180     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X5Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X5Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.610%)  route 0.176ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.613     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.148     1.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.176     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.880     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.457%)  route 0.178ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.624     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X4Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.178     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X4Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X4Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.581     1.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X9Y24          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     1.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.230     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_u
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.032ns (37.581%)  route 6.696ns (62.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.834     5.596    bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_clock
    SLICE_X34Y129        FDSE                                         r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129        FDSE (Prop_fdse_C_Q)         0.518     6.114 r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/Q
                         net (fo=2, routed)           6.696    12.811    uart_transmitter_output_u_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    16.324 r  uart_transmitter_output_u_OBUF_inst/O
                         net (fo=0)                   0.000    16.324    uart_transmitter_output_u
    T21                                                               r  uart_transmitter_output_u (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combined_operations_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 3.978ns (39.215%)  route 6.167ns (60.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.834     5.596    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X37Y120        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.456     6.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/Q
                         net (fo=28, routed)          6.167    12.219    combined_operations_done_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    15.741 r  combined_operations_done_OBUF_inst/O
                         net (fo=0)                   0.000    15.741    combined_operations_done
    T22                                                               r  combined_operations_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 3.987ns (43.269%)  route 5.228ns (56.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.847     5.609    bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_clock
    SLICE_X44Y102        FDSE                                         r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDSE (Prop_fdse_C_Q)         0.456     6.065 r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/Q
                         net (fo=2, routed)           5.228    11.293    uart_transmitter_output_d_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    14.824 r  uart_transmitter_output_d_OBUF_inst/O
                         net (fo=0)                   0.000    14.824    uart_transmitter_output_d
    U22                                                               r  uart_transmitter_output_d (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.373ns (39.710%)  route 2.085ns (60.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.641     1.588    bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_clock
    SLICE_X44Y102        FDSE                                         r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDSE (Prop_fdse_C_Q)         0.141     1.729 r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/Q
                         net (fo=2, routed)           2.085     3.814    uart_transmitter_output_d_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     5.046 r  uart_transmitter_output_d_OBUF_inst/O
                         net (fo=0)                   0.000     5.046    uart_transmitter_output_d
    U22                                                               r  uart_transmitter_output_d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combined_operations_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.824ns  (logic 1.364ns (35.678%)  route 2.460ns (64.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.631     1.578    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X37Y120        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/Q
                         net (fo=28, routed)          2.460     4.179    combined_operations_done_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     5.402 r  combined_operations_done_OBUF_inst/O
                         net (fo=0)                   0.000     5.402    combined_operations_done
    T22                                                               r  combined_operations_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_u
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.013ns  (logic 1.379ns (34.356%)  route 2.634ns (65.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.633     1.580    bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_clock
    SLICE_X34Y129        FDSE                                         r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129        FDSE (Prop_fdse_C_Q)         0.164     1.744 r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/Q
                         net (fo=2, routed)           2.634     4.379    uart_transmitter_output_u_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     5.593 r  uart_transmitter_output_u_OBUF_inst/O
                         net (fo=0)                   0.000     5.593    uart_transmitter_output_u
    T21                                                               r  uart_transmitter_output_u (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  combined_operations_clock

Max Delay          3974 Endpoints
Min Delay          3974 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.919ns  (logic 1.415ns (6.764%)  route 19.504ns (93.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          4.895    20.919    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X60Y94         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.543     5.025    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X60Y94         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[27]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.490ns  (logic 1.415ns (6.906%)  route 19.075ns (93.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          4.467    20.490    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X46Y94         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.481     4.963    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X46Y94         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[55]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.309ns  (logic 1.415ns (6.967%)  route 18.894ns (93.033%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          4.286    20.309    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X35Y75         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.466     4.948    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X35Y75         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[88]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.166ns  (logic 1.415ns (7.017%)  route 18.751ns (92.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          4.143    20.166    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X35Y77         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.469     4.951    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X35Y77         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_a_reg[72]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_overflow_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.088ns  (logic 1.415ns (7.044%)  route 18.673ns (92.956%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          4.065    20.088    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X41Y84         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_overflow_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.476     4.958    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X41Y84         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_overflow_reg[18]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.959ns  (logic 1.415ns (7.090%)  route 18.544ns (92.910%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          3.935    19.959    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X42Y57         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.481     4.963    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X42Y57         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[83]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.773ns  (logic 1.415ns (7.156%)  route 18.358ns (92.844%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          3.750    19.773    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.473     4.955    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[48]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.773ns  (logic 1.415ns (7.156%)  route 18.358ns (92.844%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          3.750    19.773    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.473     4.955    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[2]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.773ns  (logic 1.415ns (7.156%)  route 18.358ns (92.844%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          3.750    19.773    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.473     4.955    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X44Y82         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_s_in_reg[5]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.700ns  (logic 1.415ns (7.183%)  route 18.285ns (92.817%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         9.069    10.002    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.150    10.152 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19/O
                         net (fo=547, routed)         5.539    15.692    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___19_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I0_O)        0.332    16.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18/O
                         net (fo=44, routed)          3.677    19.700    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___18_n_0
    SLICE_X35Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       1.483     4.965    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X35Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_c_in_d_btint_b_reg[80]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/cell_c_out_u_btint_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.207ns (25.766%)  route 0.597ns (74.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         0.597     0.759    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X107Y55        LUT6 (Prop_lut6_I4_O)        0.045     0.804 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/cell_c_out_u_btint_b[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.804    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/cell_c_out_u_btint_b_reg[7]_1[0]
    SLICE_X107Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/cell_c_out_u_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.907     2.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/combined_operations_clock
    SLICE_X107Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_1/cell_c_out_u_btint_b_reg[0]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_d_btint_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.207ns (20.997%)  route 0.780ns (79.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         0.780     0.942    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_reset
    SLICE_X103Y60        LUT2 (Prop_lut2_I0_O)        0.045     0.987 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_d_btint_b[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.987    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_d_btint_b[0]_i_1__10_n_0
    SLICE_X103Y60        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_d_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.878     2.072    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X103Y60        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_d_btint_b_reg[0]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.207ns (18.959%)  route 0.886ns (81.041%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         0.886     1.048    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X97Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_b[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.093    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[7]_2[0]
    SLICE_X97Y60         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.877     2.071    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X97Y60         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[0]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.207ns (17.551%)  route 0.973ns (82.449%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         0.973     1.136    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X97Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.181 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_b[7]_i_2__3/O
                         net (fo=1, routed)           0.000     1.181    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_b_reg[7]_2[7]
    SLICE_X97Y61         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.877     2.071    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X97Y61         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_b_reg[7]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.207ns (16.690%)  route 1.034ns (83.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.034     1.196    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X96Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.241 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.241    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]_1[7]
    SLICE_X96Y63         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.874     2.068    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/combined_operations_clock
    SLICE_X96Y63         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/state_u_btint_a_reg[7]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.207ns (15.498%)  route 1.130ns (84.502%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.130     1.292    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X94Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.337 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[7]_i_1__9/O
                         net (fo=1, routed)           0.000     1.337    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[7]_1[7]
    SLICE_X94Y66         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.872     2.066    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X94Y66         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[7]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.207ns (15.486%)  route 1.131ns (84.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.131     1.293    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X94Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.338 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[5]_i_1__6/O
                         net (fo=1, routed)           0.000     1.338    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[7]_1[5]
    SLICE_X94Y66         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.872     2.066    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X94Y66         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_a_reg[5]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.207ns (14.752%)  route 1.197ns (85.248%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.197     1.360    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.045     1.405 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.405    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_a_reg[7]_1[5]
    SLICE_X93Y61         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.876     2.070    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/combined_operations_clock
    SLICE_X93Y61         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_a_reg[5]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.207ns (14.430%)  route 1.229ns (85.570%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.229     1.391    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X100Y68        LUT5 (Prop_lut5_I0_O)        0.045     1.436 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_b[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.436    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[7]_2[4]
    SLICE_X100Y68        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.871     2.065    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X100Y68        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/state_u_btint_b_reg[4]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.207ns (14.002%)  route 1.273ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=924, routed)         1.273     1.435    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X93Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_b[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.480    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_b_reg[7]_2[1]
    SLICE_X93Y52         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13167, routed)       0.879     2.073    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/combined_operations_clock
    SLICE_X93Y52         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_1/state_u_btint_b_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.913ns  (logic 0.248ns (3.134%)  route 7.665ns (96.866%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          3.360     7.789    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1/O
                         net (fo=1, routed)           0.000     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[20]
    SLICE_X98Y102        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.764ns  (logic 0.248ns (3.194%)  route 7.516ns (96.806%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          3.211     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124     7.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1/O
                         net (fo=1, routed)           0.000     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[21]
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 0.248ns (3.272%)  route 7.332ns (96.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          3.026     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y103       LUT4 (Prop_lut4_I2_O)        0.124     7.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1/O
                         net (fo=1, routed)           0.000     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[25]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.529ns  (logic 0.248ns (3.294%)  route 7.281ns (96.706%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.976     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[22]_i_1/O
                         net (fo=1, routed)           0.000     7.529    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[22]
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 0.481ns (6.577%)  route 6.832ns (93.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          5.560     5.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X107Y131       LUT5 (Prop_lut5_I3_O)        0.154     5.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4/O
                         net (fo=2, routed)           1.272     6.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4_n_0
    SLICE_X102Y119       LUT6 (Prop_lut6_I5_O)        0.327     7.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X102Y119       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.775     3.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y119       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 0.248ns (3.446%)  route 6.948ns (96.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.642     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y103       LUT4 (Prop_lut4_I2_O)        0.124     7.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.000     7.196    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[24]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.185ns  (logic 0.248ns (3.452%)  route 6.937ns (96.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.631     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y103       LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1/O
                         net (fo=1, routed)           0.000     7.185    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[23]
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 0.274ns (3.832%)  route 6.876ns (96.168%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.570     7.000    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X105Y106       LUT3 (Prop_lut3_I2_O)        0.150     7.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.000     7.150    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.124ns  (logic 0.248ns (3.481%)  route 6.876ns (96.519%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.570     7.000    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X105Y106       LUT2 (Prop_lut2_I1_O)        0.124     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[0]
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 0.248ns (3.497%)  route 6.844ns (96.503%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          4.306     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X112Y128       LUT5 (Prop_lut5_I1_O)        0.124     4.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.538     6.968    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y104       LUT4 (Prop_lut4_I2_O)        0.124     7.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.000     7.092    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X102Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.786     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.983     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X98Y102        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.967     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.983     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.967     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.000ns (0.000%)  route 0.983ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.983     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.967     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X98Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.195     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.195     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.195     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.195     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y103       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.000ns (0.000%)  route 1.259ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.259     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X102Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.045ns (3.572%)  route 1.215ns (96.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.215     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.045     1.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.967     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.045ns (3.519%)  route 1.234ns (96.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           1.234     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.907     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C





