{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@85:95@HdlIdDef", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@85:95", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@87:97", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@84:94", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@86:96", "  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@83:93", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@87:97", "  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@86:96", "  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@83:93", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 'd0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 'd0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@84:94", "  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 1'b0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 1'b0;\n  reg     [DAC_ADDRESS_WIDTH-1:0]       dac_mem_addr_diff = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m1 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr_m2 = 1'b0;\n  reg     [(DMA_ADDRESS_WIDTH-1):0]     dac_mem_waddr = 1'b0;\n  reg                                   dac_mem_ready = 1'b0;\n  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[90, "  reg                                   dac_mem_ready = 1'b0;\n"]], "Add": []}}