{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493619372470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493619372478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 01:16:12 2017 " "Processing started: Mon May 01 01:16:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493619372478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619372478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619372478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493619372882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619384552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 follower " "Found entity 1: follower" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619384553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619384553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619384554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619384554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619384555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619384555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file motor_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/motor_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619384556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619384556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX uart_tx.v(6) " "Verilog HDL Declaration information at uart_tx.v(6): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619384557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619384557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619384557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "follower " "Elaborating entity \"follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493619384581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a2d_SS_n follower.v(14) " "Output port \"a2d_SS_n\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK follower.v(14) " "Output port \"SCLK\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MOSI follower.v(14) " "Output port \"MOSI\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_in_en follower.v(17) " "Output port \"IR_in_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_mid_en follower.v(17) " "Output port \"IR_mid_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_out_en follower.v(17) " "Output port \"IR_out_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_transit follower.v(19) " "Output port \"in_transit\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz follower.v(18) " "Output port \"buzz\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_n follower.v(18) " "Output port \"buzz_n\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619384582 "|follower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619384583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:iUART_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:iUART_tx\"" {  } { { "follower.v" "iUART_tx" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619384585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(40) " "Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493619384586 "|follower|uart_tx:iUART_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493619384586 "|follower|uart_tx:iUART_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619384587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_cntrl:iMTR\|pwm:pwm_lft " "Elaborating entity \"pwm\" for hierarchy \"motor_cntrl:iMTR\|pwm:pwm_lft\"" {  } { { "motor_cntrl.sv" "pwm_lft" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/motor_cntrl.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619384588 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493619385275 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493619385275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a2d_SS_n GND " "Pin \"a2d_SS_n\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|a2d_SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK GND " "Pin \"SCLK\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI GND " "Pin \"MOSI\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_in_en GND " "Pin \"IR_in_en\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|IR_in_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_mid_en GND " "Pin \"IR_mid_en\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|IR_mid_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out_en GND " "Pin \"IR_out_en\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|IR_out_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_transit GND " "Pin \"in_transit\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|in_transit"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz GND " "Pin \"buzz\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz_n GND " "Pin \"buzz_n\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619385419 "|follower|buzz_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493619385419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493619385560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493619386104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/Follower.map.smsg " "Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619386128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493619386228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619386228 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO " "No output dependent on input pin \"MISO\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619386262 "|follower|MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OK2Move " "No output dependent on input pin \"OK2Move\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619386262 "|follower|OK2Move"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BC " "No output dependent on input pin \"BC\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619386262 "|follower|BC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493619386262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493619386263 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493619386263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493619386263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493619386263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493619386280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 01:16:26 2017 " "Processing ended: Mon May 01 01:16:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493619386280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493619386280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493619386280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619386280 ""}
