<stg><name>start_timer</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="64">
<![CDATA[
:1  %total_count = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="total_count"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2  %tc = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  store volatile i7 0, i7* %total_count, align 1

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store volatile i16 0, i16* %tc, align 2

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %count_idle_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %count_idle) nounwind

]]></Node>
<StgValue><ssdm name="count_idle_read"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:5  store volatile i7 -56, i7* %total_count, align 1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i20 [ 0, %0 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="21" op_0_bw="20">
<![CDATA[
:1  %zext_ln8 = zext i20 %i_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  %total_count_load = load volatile i7* %total_count, align 1

]]></Node>
<StgValue><ssdm name="total_count_load"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
:3  %sext_ln8_1 = sext i7 %total_count_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
:4  %zext_ln8_1 = zext i8 %sext_ln8_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln8 = add i9 %zext_ln8_1, -2

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="9">
<![CDATA[
:6  %sext_ln8 = sext i9 %add_ln8 to i21

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %icmp_ln8 = icmp slt i21 %zext_ln8, %sext_ln8

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:8  %i = add i20 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln8, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %count_idle_read, label %3, label %5

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %tc_load = load volatile i16* %tc, align 2

]]></Node>
<StgValue><ssdm name="tc_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tc_1 = add i16 %tc_load, 1

]]></Node>
<StgValue><ssdm name="tc_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  store volatile i16 %tc_1, i16* %tc, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %medium_state_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state) nounwind

]]></Node>
<StgValue><ssdm name="medium_state_read"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %medium_state_read, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %tc_load_1 = load volatile i16* %tc, align 2

]]></Node>
<StgValue><ssdm name="tc_load_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tc_2 = add i16 %tc_load_1, 1

]]></Node>
<StgValue><ssdm name="tc_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  store volatile i16 %tc_2, i16* %tc, align 2

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0  %timeout_write_assign = phi i1 [ true, %1 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="timeout_write_assign"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %timeout_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="count_idle" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="count_idle"/></StgValue>
</port>
<port id="39" name="medium_state" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="medium_state"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="total_count" fromId="40" toId="4">
</dataflow>
<dataflow id="42" from="StgValue_40" to="tc" fromId="40" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_43" to="store_ln4" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="total_count" to="store_ln4" fromId="4" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln5" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="tc" to="store_ln5" fromId="5" toId="7">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i1" to="count_idle_read" fromId="49" toId="8">
</dataflow>
<dataflow id="51" from="count_idle" to="count_idle_read" fromId="38" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln6" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="total_count" to="store_ln6" fromId="4" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_55" to="i_0" fromId="55" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="br_ln8" to="i_0" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="i" to="i_0" fromId="19" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="medium_state_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln8" to="i_0" fromId="32" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="60" from="i_0" to="zext_ln8" fromId="11" toId="12">
</dataflow>
<dataflow id="61" from="total_count" to="total_count_load" fromId="4" toId="13">
</dataflow>
<dataflow id="62" from="total_count_load" to="sext_ln8_1" fromId="13" toId="14">
</dataflow>
<dataflow id="63" from="sext_ln8_1" to="zext_ln8_1" fromId="14" toId="15">
</dataflow>
<dataflow id="64" from="zext_ln8_1" to="add_ln8" fromId="15" toId="16">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln8" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="add_ln8" to="sext_ln8" fromId="16" toId="17">
</dataflow>
<dataflow id="68" from="zext_ln8" to="icmp_ln8" fromId="12" toId="18">
</dataflow>
<dataflow id="69" from="sext_ln8" to="icmp_ln8" fromId="17" toId="18">
</dataflow>
<dataflow id="70" from="i_0" to="i" fromId="11" toId="19">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="19">
</dataflow>
<dataflow id="73" from="icmp_ln8" to="br_ln8" fromId="18" toId="20">
</dataflow>
<dataflow id="74" from="count_idle_read" to="br_ln9" fromId="8" toId="21">
</dataflow>
<dataflow id="75" from="tc" to="tc_load" fromId="5" toId="22">
</dataflow>
<dataflow id="76" from="tc_load" to="tc_1" fromId="22" toId="23">
</dataflow>
<dataflow id="78" from="StgValue_77" to="tc_1" fromId="77" toId="23">
</dataflow>
<dataflow id="79" from="tc_1" to="store_ln17" fromId="23" toId="24">
</dataflow>
<dataflow id="80" from="tc" to="store_ln17" fromId="5" toId="24">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.volatile.i1P" to="medium_state_read" fromId="81" toId="26">
</dataflow>
<dataflow id="83" from="medium_state" to="medium_state_read" fromId="39" toId="26">
</dataflow>
<dataflow id="84" from="medium_state_read" to="br_ln10" fromId="26" toId="27">
</dataflow>
<dataflow id="85" from="tc" to="tc_load_1" fromId="5" toId="28">
</dataflow>
<dataflow id="86" from="tc_load_1" to="tc_2" fromId="28" toId="29">
</dataflow>
<dataflow id="87" from="StgValue_77" to="tc_2" fromId="77" toId="29">
</dataflow>
<dataflow id="88" from="tc_2" to="store_ln11" fromId="29" toId="30">
</dataflow>
<dataflow id="89" from="tc" to="store_ln11" fromId="5" toId="30">
</dataflow>
<dataflow id="91" from="StgValue_90" to="timeout_write_assign" fromId="90" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="br_ln8" to="timeout_write_assign" fromId="20" toId="33">
</dataflow>
<dataflow id="94" from="StgValue_93" to="timeout_write_assign" fromId="93" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="count_idle_read" val="1"/>
<literal name="medium_state_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln10" to="timeout_write_assign" fromId="27" toId="33">
</dataflow>
<dataflow id="96" from="timeout_write_assign" to="ret_ln22" fromId="33" toId="34">
</dataflow>
<dataflow id="97" from="icmp_ln8" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="98" from="count_idle_read" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="99" from="medium_state_read" to="StgValue_3" fromId="26" toId="3">
</dataflow>
</dataflows>


</stg>
