#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 15:16:58 2022
# Process ID: 9520
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim/xsim.dir/down_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim/xsim.dir/down_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.sim/sim_1/behav/xsim/xsim.dir/down_counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 24 15:17:16 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 92.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 24 15:17:16 2022...
