# do demux_1x4_case.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:09 on Dec 01,2024
# vlog -work work demux_1x4_case.vo 
# -- Compiling module demux_1x4_case
# -- Compiling module hard_block
# 
# Top level modules:
# 	demux_1x4_case
# End time: 10:07:09 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:09 on Dec 01,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module demux_1x4_case_vlg_vec_tst
# 
# Top level modules:
# 	demux_1x4_case_vlg_vec_tst
# End time: 10:07:09 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.demux_1x4_case_vlg_vec_tst 
# Start time: 10:07:09 on Dec 01,2024
# Loading work.demux_1x4_case_vlg_vec_tst
# Loading work.demux_1x4_case
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /demux_1x4_case_vlg_vec_tst
# End time: 10:07:09 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
