#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Dec 17 11:02:08 2016
# Process ID: 8424
# Log file: D:/FPGA/IEEE/Lab28/planAhead_run_2/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab28/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab28/pa.fromHdl.tcl
startgroup
set_property package_pin M4 [get_ports BTN1]
endgroup
startgroup
set_property package_pin A7 [get_ports BTN2]
endgroup
save_design
