# ğŸš€ Timing Simulator for Vector-MIPS5 Architecture
## Author: Anuj Attri
**TimingSim** is a Python-based timing simulator designed to analyze the execution efficiency of a VMIPS-like vector microarchitecture. The simulator models instruction processing times without actual data movements, enabling performance analysis of various assembly programs.

---

## ğŸ“Œ Features

- **Functional Simulator**: Ensures correctness of VMIPS-like vector assembly programs.
- **Timing Simulator**: Evaluates instruction execution time under microarchitectural constraints.
- **Performance Analysis**: Benchmarks **dot product**, **fully connected layers**, and **convolution operations**.
- **Memory Conflict Optimization**: Reduces vector memory bank conflicts, improving efficiency.
- **Configurable Architecture**: Supports adjustable **dispatch queues, vector memory settings, and compute pipeline depths**.

---

## ğŸ“‚ Project Structure
```
TimingSim/  
â”œâ”€â”€ control_operations/            # Vector control instructions  
â”œâ”€â”€ conv/                          # Convolution operations  
â”œâ”€â”€ dot_product/                   # Dot product computations  
â”œâ”€â”€ fully_connect/                 # Fully connected layer operations  
â”œâ”€â”€ shuffle_operations/             # Vector shuffle operations  
â”œâ”€â”€ timing_simulator/               # Timing simulation logic  
â”œâ”€â”€ vector_len_operations/          # Vector length computations  
â”œâ”€â”€ aa11527_funcsimulator.py        # Functional simulator script  
â”œâ”€â”€ aa11527_timingsimulator.py      # Timing simulator script  
â”œâ”€â”€ Config.txt                      # Configuration settings  
â”œâ”€â”€ README.md                       # Project documentation  
â”œâ”€â”€ LICENSE                         # License file  
â”œâ”€â”€ func_sim_description.pdf        # Functional simulator description  
â”œâ”€â”€ generate_vlr.py                 # Script to generate vector length register  
â””â”€â”€ vlr.txt                         # Vector length register file  
```

---
## âš™ï¸ Installation & Usage

### ğŸ”§ Prerequisites
- **Python 3.11+**
- Standard Python libraries (**sys, os, collections, re**)

### ğŸ“¥ Clone Repository
```
git clone https://github.com/Anuj-Attri/TimingSim.git
cd TimingSim
```

### â–¶ï¸ Running the Functional Simulator
```
python3 aa11527_funcsimulator.py --iodir <path/to/input/output/directory>
```

### â–¶ï¸ Running the Timing Simulator
```
python3 aa11527_timingsimulator.py --iodir <path/to/input/output/directory>
```

## ğŸ“Š Performance Analysis
The simulator evaluates various microarchitecture configurations using dot product, fully connected layer, and convolution operations. Key performance metrics include:

- Instruction cycle counts
- Execution bottleneck identification
- Effect of memory bank conflicts
  
### ğŸ”¥ Optimizations Implemented
âœ”ï¸ Lazy Memory Initialization - Reduces startup time & memory usage.\
âœ”ï¸ Regex-Based Instruction Parsing - Speeds up instruction decoding.\
âœ”ï¸ Busy Board for Resource Tracking - Resolves RAW & WAW hazards.\
âœ”ï¸ Separate Instruction Queues - Enhances parallelism in execution.\
âœ”ï¸ Memory Bank Conflict Resolution - Optimizes vector memory accesses.

## ğŸ“œ License

This project is licensed under the MIT License - see the LICENSE file for details.

## ğŸ™Œ Acknowledgments

This project is developed as part of ECE-GY-9413 - Timing Simulation for VMIPS at NYU Tandon School of Engineering.

ğŸ”— [Project Report](https://github.com/Anuj-Attri/TimingSim/blob/master/timing_simulator/aa11527_final_report.pdf)

â­ Star this repository if you found it helpful! ğŸš€
