[2025-09-17 17:14:56] START suite=cs trace=streaming_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2809592 heartbeat IPC: 3.559 cumulative IPC: 3.559 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5306090 heartbeat IPC: 4.006 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5306090 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5306090 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17052276 heartbeat IPC: 0.8513 cumulative IPC: 0.8513 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 28663629 heartbeat IPC: 0.8612 cumulative IPC: 0.8563 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 42263919 heartbeat IPC: 0.7353 cumulative IPC: 0.8117 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 57104995 heartbeat IPC: 0.6738 cumulative IPC: 0.7722 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 72393442 heartbeat IPC: 0.6541 cumulative IPC: 0.7453 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 88436765 heartbeat IPC: 0.6233 cumulative IPC: 0.7218 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 105184840 heartbeat IPC: 0.5971 cumulative IPC: 0.7008 (Simulation time: 00 hr 05 min 47 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 119999976 heartbeat IPC: 0.675 cumulative IPC: 0.6975 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 134888516 heartbeat IPC: 0.6717 cumulative IPC: 0.6945 (Simulation time: 00 hr 08 min 22 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 143862163 cumulative IPC: 0.6951 (Simulation time: 00 hr 09 min 30 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 143862163 cumulative IPC: 0.6951 (Simulation time: 00 hr 09 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6951 instructions: 100000002 cycles: 143862163
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.3052 Average ROB Occupancy at Mispredict: 2802
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01387
BRANCH_INDIRECT: 0.2791
BRANCH_CONDITIONAL: 0.01227
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 558581
LQ_STALL: 1694
SQ_STALL: 205750


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 310.18558
REPLAY_LOAD: 141.9464
NON_REPLAY_LOAD: 34.50562

== Total ==
ADDR_TRANS: 254042
REPLAY_LOAD: 169484
NON_REPLAY_LOAD: 135055

== Counts ==
ADDR_TRANS: 819
REPLAY_LOAD: 1194
NON_REPLAY_LOAD: 3914

cpu0->cpu0_STLB TOTAL        ACCESS:    1342867 HIT:    1317611 MISS:      25256 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1342867 HIT:    1317611 MISS:      25256 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 370.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5238497 HIT:    4388162 MISS:     850335 MSHR_MERGE:     226463
cpu0->cpu0_L2C LOAD         ACCESS:    3638712 HIT:    3414151 MISS:     224561 MSHR_MERGE:      29955
cpu0->cpu0_L2C RFO          ACCESS:     207940 HIT:     111784 MISS:      96156 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     927691 HIT:     448694 MISS:     478997 MSHR_MERGE:     196504
cpu0->cpu0_L2C WRITE        ACCESS:     410375 HIT:     409204 MISS:       1171 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      53779 HIT:       4329 MISS:      49450 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     805245 ISSUED:     805024 USEFUL:     223173 USELESS:      24875
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10862917 HIT:    7316667 MISS:    3546250 MSHR_MERGE:     706299
cpu0->cpu0_L1I LOAD         ACCESS:   10862917 HIT:    7316667 MISS:    3546250 MSHR_MERGE:     706299
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22531839 HIT:   19899980 MISS:    2631859 MSHR_MERGE:    1448555
cpu0->cpu0_L1D LOAD         ACCESS:   14175249 HIT:   12851685 MISS:    1323564 MSHR_MERGE:     524799
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1484685 HIT:    1145449 MISS:     339236 MSHR_MERGE:     216454
cpu0->cpu0_L1D WRITE        ACCESS:    6811315 HIT:    5896506 MISS:     914809 MSHR_MERGE:     706831
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60590 HIT:       6340 MISS:      54250 MSHR_MERGE:        471
cpu0->cpu0_L1D PREFETCH REQUESTED:    1542491 ISSUED:    1484685 USEFUL:      62107 USELESS:      19996
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 39.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8682053 HIT:    7985381 MISS:     696672 MSHR_MERGE:     308674
cpu0->cpu0_ITLB LOAD         ACCESS:    8682053 HIT:    7985381 MISS:     696672 MSHR_MERGE:     308674
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.396 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20351907 HIT:   19070259 MISS:    1281648 MSHR_MERGE:     326779
cpu0->cpu0_DTLB LOAD         ACCESS:   20351907 HIT:   19070259 MISS:    1281648 MSHR_MERGE:     326779
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.17 cycles
cpu0->LLC TOTAL        ACCESS:     775286 HIT:     293440 MISS:     481846 MSHR_MERGE:       8267
cpu0->LLC LOAD         ACCESS:     194606 HIT:      91424 MISS:     103182 MSHR_MERGE:        162
cpu0->LLC RFO          ACCESS:      96152 HIT:      28680 MISS:      67472 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     282493 HIT:      12895 MISS:     269598 MSHR_MERGE:       8105
cpu0->LLC WRITE        ACCESS:     152585 HIT:     150947 MISS:       1638 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49450 HIT:       9494 MISS:      39956 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46787
  ROW_BUFFER_MISS:     425152
  AVG DBUS CONGESTED CYCLE: 5.992
Channel 0 WQ ROW_BUFFER_HIT:      14052
  ROW_BUFFER_MISS:      74658
  FULL:          0
Channel 0 REFRESHES ISSUED:      11988

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       732855       226411        43487        21042
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          242          669         9942
  STLB miss resolved @ L2C                0           46          628         1627         4519
  STLB miss resolved @ LLC                0           44          889         3950         6531
  STLB miss resolved @ MEM                0           61         2530         7541        29848

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156684        25704       431935         5015         3016
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           13           81          168          617
  STLB miss resolved @ L2C                7            9          135          177          234
  STLB miss resolved @ LLC                4            2          180          464          238
  STLB miss resolved @ MEM               27           12          346          690         2662
[2025-09-17 17:24:27] END   suite=cs trace=streaming_phase5_core2 (rc=0)
