// Seed: 2686539519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri  id_3;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [7:0] id_7;
  id_8(
      .id_0(id_7[1'd0]), .id_1(1 && id_4#(.id_2((id_3))) && id_7[1'b0])
  );
endmodule
