$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  2 # x [1:0] $end
  $var wire  1 % y [0:0] $end
  $scope module encode_2to1_case $end
   $var wire  1 $ en $end
   $var wire  2 # x [1:0] $end
   $var wire  1 % y [0:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
0$
0%
#2
b01 #
#3
b10 #
#4
b00 #
1$
#5
b01 #
#6
b10 #
1%
#7
