$date
	Mon Oct 20 12:46:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_div_compare $end
$var wire 32 ! remainder [31:0] $end
$var wire 32 " r_builtin [31:0] $end
$var wire 32 # quotient [31:0] $end
$var wire 32 $ q_builtin [31:0] $end
$var reg 32 % dividend [31:0] $end
$var reg 32 & divisor [31:0] $end
$scope module DUT $end
$var wire 32 ' dividend [31:0] $end
$var wire 32 ( divisor [31:0] $end
$var reg 32 ) q [31:0] $end
$var reg 32 * quotient [31:0] $end
$var reg 64 + rem [63:0] $end
$var reg 32 , remainder [31:0] $end
$var reg 1 - sign_q $end
$var reg 32 . u_dividend [31:0] $end
$var reg 32 / u_divisor [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 0
b10 /
b1010 .
0-
b0 ,
b1010 +
b0 *
b0 )
b10 (
b1010 '
b10 &
b1010 %
b101 $
b0 #
b0 "
b0 !
$end
#1000
b11111111111111111111111111111011 $
b11111111111111111111111111111111 0
1-
b1010 +
b10 /
b1010 .
b11111111111111111111111111110110 %
b11111111111111111111111111110110 '
#2000
b1 "
b11 $
b11111111111111111111111111111111 0
b1010 +
0-
b11 /
b1010 .
b11 &
b11 (
b1010 %
b1010 '
#3000
b11111111111111111111111111111101 $
b11111111111111111111111111111111 "
b11111111111111111111111111111111 0
1-
b1010 +
b11 /
b1010 .
b11111111111111111111111111110110 %
b11111111111111111111111111110110 '
#4000
b11111111111111111111111111111111 $
b1010 "
b1010 !
b1010 ,
b11111111111111111111111111111111 #
b11111111111111111111111111111111 *
b0 +
0-
b0 /
b0 .
b0 &
b0 (
b1010 %
b1010 '
#5000
