Search.setIndex({"alltitles":{"API Reference":[[109,null]],"Adding Tie Cells on Floating Pins":[[34,null]],"Adding configuration chain to the fabric":[[45,null]],"Architecture Visualisation":[[143,null]],"Architecture detail":[[92,"architecture-detail"]],"Assign":[[141,"assign"],[142,"assign"]],"Auto floorplan homogeneous design":[[49,null]],"Base Transformations":[[120,"base-transformations"]],"Basic Restructuring Examples":[[9,null]],"Basic netlist":[[146,"basic-netlist"]],"Basic object types":[[100,"basic-object-types"]],"Bitstream Manager":[[135,null]],"BitstreamBlock":[[129,null]],"Bottom-Right-Tile":[[111,null]],"Bottom-Tile":[[112,null]],"Bottom-left-Tile":[[110,null]],"Buffering net":[[5,null]],"Build Multiplexer (SVG/Interactive)":[[13,null],[14,null]],"Bundle":[[96,null]],"Cable":[[97,null]],"Cable - Unit tests":[[148,null]],"Channel Variables":[[121,"id2"],[121,"id3"],[121,"id4"]],"Circuit Builder":[[15,null]],"Class Structure Hierarchy":[[89,"class-structure-hierarchy"]],"Clock Tree Embedding":[[41,null]],"Clock tree insertion Example Architecture 1":[[36,null]],"Clock tree insertion Example Architecture 2":[[37,null]],"Clock tree insertion Example Architecture 3":[[38,null],[39,null]],"Combined definitions pins":[[2,null]],"Combined independent nets":[[3,null]],"Computation times":[[11,null],[16,null],[27,null],[42,null],[48,null],[57,null],[63,null],[80,null],[88,null],[147,null]],"Configuration APIs":[[120,"configuration-apis"]],"Configuration Chain":[[47,null]],"Configuration Chain Pattern 01":[[130,null],[131,null]],"ConnectPoint":[[108,"connectpoint"],[125,null]],"ConnectPointList":[[108,"connectpointlist"],[126,null]],"Connection Pattern Generation":[[28,null]],"ConnectionPattern":[[108,"connectionpattern"],[127,null]],"Connectivity Pattern Generation":[[108,null]],"Create Clock Tree Embedding":[[31,null],[32,null]],"Create H-Tree Connectivity pattern":[[29,null]],"Create Hybrid Connectivity Pattern":[[30,null]],"Create Reset Feedthrough in fpga_top":[[35,null]],"Create memory bank pin placement and connection":[[43,null]],"Creating Tapeout Project":[[91,"creating-tapeout-project"]],"Definition":[[98,null]],"Definition - Unit tests":[[149,null]],"Demonstrate how to render basic floorplan":[[58,null]],"Dependencies":[[94,"dependencies"]],"Detail of each Tile":[[122,"detail-of-each-tile"]],"Developeres Content":[[93,null]],"Developers Guidelines":[[89,null]],"Development Version":[[94,"development-version"]],"Dimension based floorplanning":[[50,null]],"Directory Structure":[[92,"directory-structure"]],"Element":[[99,null]],"Element - Unit tests":[[150,null]],"Escaped Identifiers":[[141,"escaped-identifiers"],[142,"escaped-identifiers"]],"Example":[[95,"example"]],"Example 1":[[23,"example-1"]],"Examples":[[90,null]],"Examples:":[[108,"examples"]],"Extract configuration chain order":[[46,null]],"FPGA Instance to Layout mapping":[[21,null]],"FPGA heterogeneous Floorplanner":[[132,"fpga-heterogeneous-floorplanner"]],"FPGA layout grid generation":[[18,null]],"FPGAGridGen":[[124,"fpgagridgen"],[128,null]],"Fabric key generation for homogeneous fabric":[[44,null]],"FloorPlan Visualizer":[[144,null]],"FloorPlanViz":[[145,"floorplanviz"]],"Floorplan and Shape the FPGA":[[92,"floorplan-and-shape-the-fpga"]],"Floorplanning Classic Tiles":[[71,null]],"Floorplanning Classic Tiles for hetergeneous design":[[76,null],[77,null]],"Floorplanning Examples":[[56,null]],"Generating Netlist from OpenFPGA":[[92,"generating-netlist-from-openfpga"]],"Generating and Floorplanning Area-optimized FPGA Tiles":[[72,null]],"Generating feedthrough from multiple instances":[[1,null],[6,null]],"Generating feedthrough from single instance":[[12,null]],"Generic Tiling Part02 - Creating tile":[[69,null],[70,null]],"Graph Generation and partitioning Related":[[140,"graph-generation-and-partitioning-related"]],"Grid Floorplan Generator":[[22,null]],"Grouping ungrouping cells":[[8,null],[40,null]],"Helper Functions":[[124,"helper-functions"],[124,"id1"],[140,null]],"Heterogeneous Design Placement":[[52,null]],"Heterogeneous FPGA outline":[[146,"heterogeneous-fpga-outline"]],"Heterogeneous Floorplan Adjustment":[[53,null],[54,null],[55,null]],"Homogeneous FPGA outline":[[146,"homogeneous-fpga-outline"]],"IO description":[[115,"io-description"]],"Implementing memeory bank protocol on Tile02":[[75,null]],"In-script debugging":[[95,"in-script-debugging"]],"Indices and tables":[[93,"indices-and-tables"]],"Initial Heterogeneous Placement":[[132,null]],"Initial Placement":[[133,null],[136,null]],"Inline Constraints":[[141,"inline-constraints"],[142,"inline-constraints"]],"InnerPin":[[101,null]],"InnerPin - Unit tests":[[152,null]],"Install":[[94,null]],"Instance":[[102,null]],"Instance - Unit tests":[[153,null]],"Left-Tile":[[113,null]],"Library":[[103,null]],"Library - Unit tests":[[154,null]],"Logging and debuging":[[4,null]],"Logical/Pre-techmapped Partition Conn Box 01":[[65,null]],"Merging group of multiple instances":[[86,null]],"Merging one or more ports":[[7,null]],"Merging two instances in the design":[[10,null]],"Methods":[[122,"methods"],[123,"methods"]],"Module Rendering Examples":[[62,null]],"Multi-Instantiated block Restructuring Examples":[[87,null]],"Multi-instantiated design":[[146,"multi-instantiated-design"]],"Netlist to graph (networkx)":[[64,null]],"OpenFPGA":[[124,"openfpga"]],"OpenFPGA Arch Parser":[[134,null]],"OpenFPGA Base":[[119,null]],"OpenFPGA Basic Examples":[[25,null]],"OpenFPGA Class Generators":[[120,"openfpga-class-generators"]],"OpenFPGA Floorplaner":[[133,"openfpga-floorplaner"]],"OpenFPGA Helper Classes":[[124,"openfpga-helper-classes"]],"OpenFPGA Physical- Directory Structure":[[91,null]],"OpenFPGA Transformations":[[120,null]],"OpenFPGA architecture parsing":[[17,null]],"OpenFPGA_Arch":[[145,"openfpga-arch"]],"OpenFPGA_Bitstream_Manager":[[120,"openfpga-bitstream-manager"]],"OpenFPGA_Config_Generator":[[120,"openfpga-config-generator"]],"OpenFPGA_Placement_Generator":[[120,"openfpga-placement-generator"],[137,null]],"OpenFPGA_Tile_Generator":[[120,"openfpga-tile-generator"],[138,null]],"Optimizing module pins":[[23,null]],"OuterPin":[[104,null]],"OuterPin - Unit tests":[[155,null]],"Output":[[17,"output"],[58,"output"],[59,"output"],[95,"output"]],"Output Shaping File":[[72,"output-shaping-file"],[74,"output-shaping-file"],[75,"output-shaping-file"]],"Overview":[[144,"overview"],[151,"overview"]],"Paramater Based (Preferred):":[[132,"paramater-based-preferred"],[133,"paramater-based-preferred"]],"Parameters":[[141,"parameters"],[142,"parameters"]],"Partition Conn Box 02 - Simplified":[[67,null]],"Partition Examples":[[78,null]],"Partitions Experimentation":[[79,null]],"Physical Design Flow":[[92,"physical-design-flow"]],"Physical Design for 4x4 FPGA":[[92,null]],"Physical/Techmapped Partition Conn Box 02":[[66,null]],"Pin":[[105,null]],"Pin - Unit tests":[[156,null]],"Placement aware instace merge operation":[[59,null]],"Planning Global and Clock signals":[[92,"planning-global-and-clock-signals"]],"Port":[[106,null]],"Port - Unit tests":[[157,null]],"Port Remapping in Module headers":[[141,"port-remapping-in-module-headers"],[142,"port-remapping-in-module-headers"]],"Ports":[[141,"ports"],[142,"ports"]],"Preprocessor Macros":[[141,"preprocessor-macros"],[142,"preprocessor-macros"]],"PyTest Statistics":[[151,"pytest-statistics"]],"Reference       Count":[[119,"reference-count"]],"Regression Tests":[[151,null]],"Renaming Homogeneous FPGA Modules":[[26,null]],"Render FPGA Basic Elements":[[19,null]],"RenderFPGA Pre Generation Grid":[[20,null]],"Rendering Switch and Connection Boxes":[[60,null],[61,null]],"Rendering the FPGA View":[[92,"rendering-the-fpga-view"]],"Represetes IO Sequence in OpenFPGA Engine":[[24,null]],"Restructuring Netlist":[[92,"restructuring-netlist"]],"Right-Tile":[[114,null]],"Routing Render":[[121,null]],"RoutingRender":[[121,"routingrender"],[145,"routingrender"]],"SDC APIs":[[120,"sdc-apis"]],"SRAM Configuration Protocol":[[139,null]],"Sample Verilog Netlists":[[83,null]],"Sample verilog netlist":[[146,null]],"Shell Interface":[[95,"shell-interface"]],"Split CBs and SBs across fabric":[[68,null]],"SpyDrNet-Physical API Summary":[[100,null]],"SpyDrNet-Physical Documentation":[[93,null]],"Structural Verilog?":[[141,"structural-verilog"],[142,"structural-verilog"]],"Supported Constructs":[[141,"supported-constructs"],[142,"supported-constructs"]],"Table of Contents":[[93,"table-of-contents"]],"Terminology between Verilog and SpyDrNet":[[141,"terminology-between-verilog-and-spydrnet"],[142,"terminology-between-verilog-and-spydrnet"]],"The following features are supported by the SpyDrNet-Physical Extension":[[141,"the-following-features-are-supported-by-the-spydrnet-physical-extension"]],"Tile":[[115,null]],"Tile-01":[[122,null]],"Tile-02":[[123,null]],"Tile02 - Area optimized version with higher regularity":[[74,null]],"Tiling APIs":[[120,"tiling-apis"]],"Top-Right-Tile":[[117,null]],"Top-Tile":[[118,null]],"Top-left-Tile":[[116,null]],"Tutorial":[[95,null]],"Two layer H-Tree insertion in 4x4 FPGA":[[33,null]],"Unified routing tile structure":[[73,null]],"Users Content":[[93,null]],"Utilisation based floorplanning":[[51,null]],"Utility Classes":[[124,null]],"Utilization Based":[[132,"utilization-based"],[133,"utilization-based"]],"Validate Installation":[[94,"validate-installation"]],"Verification APIs":[[120,"verification-apis"]],"Verilog Language Support":[[141,null],[142,null]],"Verilog vs SpyDrNet naming convention":[[141,"id1"],[142,"id1"]],"Visualise Hierarchical Netlist (SVG/Interactive)":[[0,null]],"Visualization":[[95,"visualization"]],"Visualization and Floorplanning":[[145,null]],"Wire":[[107,null]],"Wire - Unit tests":[[158,null]],"Wire/Reg, Module, Instatiations":[[141,"wire-reg-module-instatiations"],[142,"wire-reg-module-instatiations"]],"`celldefine":[[141,"celldefine"],[142,"celldefine"]],"basic_hierarchy":[[81,null]],"cb_renderer":[[121,"cb-renderer"],[145,"cb-renderer"]],"grid_example":[[82,null]],"nested_hierarchy":[[84,null]],"sb_renderer":[[121,"sb-renderer"],[145,"sb-renderer"]],"square_grid":[[85,null]]},"docnames":["auto_basic/02_display_hierarchical_netlist","auto_basic/07_multiple_instance_feedthrough","auto_basic/09_combine_pins","auto_basic/10_combine_wires","auto_basic/11_logging_mesages","auto_basic/12_buffer_net","auto_basic/13_create_parallel_feedthrough","auto_basic/14_merge_ports","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_circuit_builder/01_build_mux","auto_circuit_builder/02_build_register","auto_circuit_builder/index","auto_circuit_builder/sg_execution_times","auto_openfpga_basic/01_fpga_arch_parse","auto_openfpga_basic/02_fpga_grid_generation","auto_openfpga_basic/03_fpga_basic_elements","auto_openfpga_basic/04_fpga_grid_render","auto_openfpga_basic/05_fpga_instance_name","auto_openfpga_basic/08_grid_floor_plan_example","auto_openfpga_basic/10_optimize_pins","auto_openfpga_basic/12_io_sequence","auto_openfpga_basic/index","auto_openfpga_basic/rename_modules","auto_openfpga_basic/sg_execution_times","auto_openfpga_clock_tree/01_connection_patterns","auto_openfpga_clock_tree/02_create_simple_htree","auto_openfpga_clock_tree/03_create_hybrid_htree","auto_openfpga_clock_tree/04_5_adding_buffers_on_clockpath","auto_openfpga_clock_tree/04_embed_clock_tree","auto_openfpga_clock_tree/05_embed_clock_tree_fpga44","auto_openfpga_clock_tree/06_connection_pattern_tie_cell","auto_openfpga_clock_tree/06_reset_feedthrough","auto_openfpga_clock_tree/07_clock_tree_example1","auto_openfpga_clock_tree/08_clock_tree_example2","auto_openfpga_clock_tree/09_clock_tree_example3","auto_openfpga_clock_tree/09_clock_tree_example4","auto_openfpga_clock_tree/10_6x9_htree","auto_openfpga_clock_tree/index","auto_openfpga_clock_tree/sg_execution_times","auto_openfpga_config/01_create_memory_bank_protocol","auto_openfpga_config/02_fabric_key_generator_ccff","auto_openfpga_config/configuration_chain","auto_openfpga_config/extract_configuration_order","auto_openfpga_config/index","auto_openfpga_config/sg_execution_times","auto_openfpga_floorplanning/01_automated_initial_placement","auto_openfpga_floorplanning/02_dimension_based_floorplan","auto_openfpga_floorplanning/03_utilization_based_floorplan","auto_openfpga_floorplanning/04_FloorplanHeterogeneousDesign01","auto_openfpga_floorplanning/05_HeterogeneousFloorplanAdjust","auto_openfpga_floorplanning/06_HeteroTiles","auto_openfpga_floorplanning/07_HeteroTiles","auto_openfpga_floorplanning/index","auto_openfpga_floorplanning/sg_execution_times","auto_openfpga_rendering/01_floorplan_rendering","auto_openfpga_rendering/01_multi_merge_floorplan","auto_openfpga_rendering/02_render_routing_box","auto_openfpga_rendering/03_render_edge_routing_box","auto_openfpga_rendering/index","auto_openfpga_rendering/sg_execution_times","auto_openfpga_tiling/01_netlist_to_graph","auto_openfpga_tiling/02_switch_partition_01","auto_openfpga_tiling/03_switch_partition_02","auto_openfpga_tiling/04_switch_partition_03","auto_openfpga_tiling/05_module_partition","auto_openfpga_tiling/06_generic_tiling_part1","auto_openfpga_tiling/06_generic_tiling_part2","auto_openfpga_tiling/07_FloorplanDesign01","auto_openfpga_tiling/08_area_optimized_tiles","auto_openfpga_tiling/09_tile03_generation","auto_openfpga_tiling/10_tile02_tiles","auto_openfpga_tiling/11_memory_bank_protocol","auto_openfpga_tiling/12_Hetero_Tile01","auto_openfpga_tiling/13_Hetero_Tile01_render","auto_openfpga_tiling/index","auto_openfpga_tiling/partitioning_experiments","auto_openfpga_tiling/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","auto_sdnphy_mib/01_merge_multiple_instances","auto_sdnphy_mib/index","auto_sdnphy_mib/sg_execution_times","developers/index","example","fpga44/directory_structure","fpga44/index","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/connectivity/index","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/openfpga/tile02","reference/utility/index","reference/utility_classes/ConnectPoint","reference/utility_classes/ConnectPointList","reference/utility_classes/ConnectionPattern","reference/utility_classes/FPGAGridGen","reference/utility_classes/bitstream_design","reference/utility_classes/config_chain_01","reference/utility_classes/config_chain_simple","reference/utility_classes/initial_hetero_placement","reference/utility_classes/initial_placement","reference/utility_classes/openfpga_arch","reference/utility_classes/openfpga_bitstream","reference/utility_classes/openfpga_config_generator","reference/utility_classes/openfpga_placement_generator","reference/utility_classes/openfpga_tile_generator","reference/utility_classes/sram_configuration","reference/utility_classes/utils_helper_functions","reference/verilog_support","reference/verilog_support_sdn","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","sample_netlist","sg_execution_times","tests/cable","tests/definition","tests/element","tests/index","tests/innerpin","tests/instance","tests/library","tests/outerpin","tests/pin","tests/port","tests/wire"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1},"filenames":["auto_basic/02_display_hierarchical_netlist.rst","auto_basic/07_multiple_instance_feedthrough.rst","auto_basic/09_combine_pins.rst","auto_basic/10_combine_wires.rst","auto_basic/11_logging_mesages.rst","auto_basic/12_buffer_net.rst","auto_basic/13_create_parallel_feedthrough.rst","auto_basic/14_merge_ports.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_circuit_builder/01_build_mux.rst","auto_circuit_builder/02_build_register.rst","auto_circuit_builder/index.rst","auto_circuit_builder/sg_execution_times.rst","auto_openfpga_basic/01_fpga_arch_parse.rst","auto_openfpga_basic/02_fpga_grid_generation.rst","auto_openfpga_basic/03_fpga_basic_elements.rst","auto_openfpga_basic/04_fpga_grid_render.rst","auto_openfpga_basic/05_fpga_instance_name.rst","auto_openfpga_basic/08_grid_floor_plan_example.rst","auto_openfpga_basic/10_optimize_pins.rst","auto_openfpga_basic/12_io_sequence.rst","auto_openfpga_basic/index.rst","auto_openfpga_basic/rename_modules.rst","auto_openfpga_basic/sg_execution_times.rst","auto_openfpga_clock_tree/01_connection_patterns.rst","auto_openfpga_clock_tree/02_create_simple_htree.rst","auto_openfpga_clock_tree/03_create_hybrid_htree.rst","auto_openfpga_clock_tree/04_5_adding_buffers_on_clockpath.rst","auto_openfpga_clock_tree/04_embed_clock_tree.rst","auto_openfpga_clock_tree/05_embed_clock_tree_fpga44.rst","auto_openfpga_clock_tree/06_connection_pattern_tie_cell.rst","auto_openfpga_clock_tree/06_reset_feedthrough.rst","auto_openfpga_clock_tree/07_clock_tree_example1.rst","auto_openfpga_clock_tree/08_clock_tree_example2.rst","auto_openfpga_clock_tree/09_clock_tree_example3.rst","auto_openfpga_clock_tree/09_clock_tree_example4.rst","auto_openfpga_clock_tree/10_6x9_htree.rst","auto_openfpga_clock_tree/index.rst","auto_openfpga_clock_tree/sg_execution_times.rst","auto_openfpga_config/01_create_memory_bank_protocol.rst","auto_openfpga_config/02_fabric_key_generator_ccff.rst","auto_openfpga_config/configuration_chain.rst","auto_openfpga_config/extract_configuration_order.rst","auto_openfpga_config/index.rst","auto_openfpga_config/sg_execution_times.rst","auto_openfpga_floorplanning/01_automated_initial_placement.rst","auto_openfpga_floorplanning/02_dimension_based_floorplan.rst","auto_openfpga_floorplanning/03_utilization_based_floorplan.rst","auto_openfpga_floorplanning/04_FloorplanHeterogeneousDesign01.rst","auto_openfpga_floorplanning/05_HeterogeneousFloorplanAdjust.rst","auto_openfpga_floorplanning/06_HeteroTiles.rst","auto_openfpga_floorplanning/07_HeteroTiles.rst","auto_openfpga_floorplanning/index.rst","auto_openfpga_floorplanning/sg_execution_times.rst","auto_openfpga_rendering/01_floorplan_rendering.rst","auto_openfpga_rendering/01_multi_merge_floorplan.rst","auto_openfpga_rendering/02_render_routing_box.rst","auto_openfpga_rendering/03_render_edge_routing_box.rst","auto_openfpga_rendering/index.rst","auto_openfpga_rendering/sg_execution_times.rst","auto_openfpga_tiling/01_netlist_to_graph.rst","auto_openfpga_tiling/02_switch_partition_01.rst","auto_openfpga_tiling/03_switch_partition_02.rst","auto_openfpga_tiling/04_switch_partition_03.rst","auto_openfpga_tiling/05_module_partition.rst","auto_openfpga_tiling/06_generic_tiling_part1.rst","auto_openfpga_tiling/06_generic_tiling_part2.rst","auto_openfpga_tiling/07_FloorplanDesign01.rst","auto_openfpga_tiling/08_area_optimized_tiles.rst","auto_openfpga_tiling/09_tile03_generation.rst","auto_openfpga_tiling/10_tile02_tiles.rst","auto_openfpga_tiling/11_memory_bank_protocol.rst","auto_openfpga_tiling/12_Hetero_Tile01.rst","auto_openfpga_tiling/13_Hetero_Tile01_render.rst","auto_openfpga_tiling/index.rst","auto_openfpga_tiling/partitioning_experiments.rst","auto_openfpga_tiling/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","auto_sdnphy_mib/01_merge_multiple_instances.rst","auto_sdnphy_mib/index.rst","auto_sdnphy_mib/sg_execution_times.rst","developers/index.rst","example.rst","fpga44/directory_structure.rst","fpga44/index.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/connectivity/index.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/openfpga/tile02.rst","reference/utility/index.rst","reference/utility_classes/ConnectPoint.rst","reference/utility_classes/ConnectPointList.rst","reference/utility_classes/ConnectionPattern.rst","reference/utility_classes/FPGAGridGen.rst","reference/utility_classes/bitstream_design.rst","reference/utility_classes/config_chain_01.rst","reference/utility_classes/config_chain_simple.rst","reference/utility_classes/initial_hetero_placement.rst","reference/utility_classes/initial_placement.rst","reference/utility_classes/openfpga_arch.rst","reference/utility_classes/openfpga_bitstream.rst","reference/utility_classes/openfpga_config_generator.rst","reference/utility_classes/openfpga_placement_generator.rst","reference/utility_classes/openfpga_tile_generator.rst","reference/utility_classes/sram_configuration.rst","reference/utility_classes/utils_helper_functions.rst","reference/verilog_support.rst","reference/verilog_support_sdn.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","sample_netlist.rst","sg_execution_times.rst","tests/cable.rst","tests/definition.rst","tests/element.rst","tests/index.rst","tests/innerpin.rst","tests/instance.rst","tests/library.rst","tests/outerpin.rst","tests/pin.rst","tests/port.rst","tests/wire.rst"],"indexentries":{"__init__() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.__init__",false]],"__init__() (spydrnet_physical.ir.instance.instance method)":[[102,"spydrnet_physical.ir.instance.Instance.__init__",false]],"__init__() (spydrnet_physical.ir.port.port method)":[[106,"spydrnet_physical.ir.port.Port.__init__",false]],"__init__() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.__init__",false]],"__init__() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.__init__",false]],"__init__() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.__init__",false]],"__init__() (util.connectionpattern.connectionpattern method)":[[127,"util.ConnectionPattern.ConnectionPattern.__init__",false]],"__init__() (util.connectpoint.connectpoint method)":[[125,"util.ConnectPoint.ConnectPoint.__init__",false]],"__init__() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.__init__",false]],"__init__() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.__init__",false]],"__init__() (util.initial_placement.initial_placement method)":[[133,"util.initial_placement.initial_placement.__init__",false]],"__init__() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.__init__",false]],"_bottom_left_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._bottom_left_tile",false]],"_bottom_left_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._bottom_left_tile",false]],"_bottom_right_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._bottom_right_tile",false]],"_bottom_right_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._bottom_right_tile",false]],"_bottom_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._bottom_tile",false]],"_bottom_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._bottom_tile",false]],"_left_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._left_tile",false]],"_left_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._left_tile",false]],"_main_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._main_tile",false]],"_main_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._main_tile",false]],"_right_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._right_tile",false]],"_right_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._right_tile",false]],"_top_left_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._top_left_tile",false]],"_top_left_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._top_left_tile",false]],"_top_right_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._top_right_tile",false]],"_top_right_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._top_right_tile",false]],"_top_tile() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01._top_tile",false]],"_top_tile() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02._top_tile",false]],"add_block() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.add_block",false]],"add_buffer() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.add_buffer",false]],"add_configuration_scheme() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.add_configuration_scheme",false]],"add_configuration_scheme() (util.base_class.openfpga_config_generator method)":[[136,"util.base_class.OpenFPGA_Config_Generator.add_configuration_scheme",false]],"add_configuration_scheme() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.add_configuration_scheme",false]],"add_configuration_scheme() (util.tile01.config_chain_01 method)":[[130,"util.tile01.config_chain_01.add_configuration_scheme",false]],"add_configuration_scheme() (util.tile01.config_chain_simple method)":[[131,"util.tile01.config_chain_simple.add_configuration_scheme",false]],"add_connect_point() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.add_connect_point",false]],"add_connection() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.add_connection",false]],"add_corners() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.add_corners",false]],"add_fill() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.add_fill",false]],"add_htree() (util.connectionpattern.connectionpattern method)":[[127,"util.ConnectionPattern.ConnectionPattern.add_htree",false]],"add_next_point() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.add_next_point",false]],"add_partitions() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.add_partitions",false]],"add_perimeter() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.add_perimeter",false]],"add_sb() (util.initial_placement.initial_placement method)":[[133,"util.initial_placement.initial_placement.add_sb",false]],"add_single() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.add_single",false]],"add_stylehseet() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.add_stylehseet",false]],"add_symbol() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.add_symbol",false]],"add_top_block() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.add_top_block",false]],"adjust_for_layout() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.adjust_for_layout",false]],"annotate_area_information() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.annotate_area_information",false]],"annotate_configuration_bits() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.annotate_configuration_bits",false]],"annotate_shaping_information() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.annotate_shaping_information",false]],"assign_cable() (spydrnet_physical.ir.cable.cable method)":[[97,"spydrnet_physical.ir.cable.Cable.assign_cable",false]],"assign_wire() (spydrnet_physical.ir.wire.wire method)":[[107,"spydrnet_physical.ir.wire.Wire.assign_wire",false]],"auto_select() (util.connectionpattern.connectionpattern method)":[[127,"util.ConnectionPattern.ConnectionPattern.auto_select",false]],"base2() (util.initial_hetero_placement.initial_hetero_placement static method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.base2",false]],"base4() (util.initial_hetero_placement.initial_hetero_placement static method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.base4",false]],"bit_line_cols (util.sram_configuration_protocol.sram_configuration attribute)":[[139,"util.sram_configuration_protocol.sram_configuration.bit_line_cols",false]],"buffer (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.buffer",false]],"bundle (class in spydrnet_physical.ir.bundle)":[[96,"spydrnet_physical.ir.bundle.Bundle",false]],"cable (class in spydrnet_physical.ir.cable)":[[97,"spydrnet_physical.ir.cable.Cable",false]],"calculate_shapes() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.calculate_shapes",false]],"cb_renderer (class in spydrnet_physical.util)":[[121,"spydrnet_physical.util.cb_renderer",false]],"change_name() (spydrnet_physical.ir.port.port method)":[[106,"spydrnet_physical.ir.port.Port.change_name",false]],"check_all_scalar_connections() (spydrnet_physical.ir.instance.instance method)":[[102,"spydrnet_physical.ir.instance.Instance.check_all_scalar_connections",false]],"check_concat() (spydrnet_physical.ir.cable.cable method)":[[97,"spydrnet_physical.ir.cable.Cable.check_concat",false]],"color (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.color",false]],"combine_cables() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.combine_cables",false]],"combine_ports() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.combine_ports",false]],"compose() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.compose",false]],"config_chain_01 (class in util.tile01)":[[130,"util.tile01.config_chain_01",false]],"config_chain_simple (class in util.tile01)":[[131,"util.tile01.config_chain_simple",false]],"connect_instance_port() (spydrnet_physical.ir.cable.cable method)":[[97,"spydrnet_physical.ir.cable.Cable.connect_instance_port",false]],"connect_port() (spydrnet_physical.ir.cable.cable method)":[[97,"spydrnet_physical.ir.cable.Cable.connect_port",false]],"connection (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.connection",false]],"connectionpattern (class in util.connectionpattern)":[[127,"util.ConnectionPattern.ConnectionPattern",false]],"connections (util.connectionpattern.connectionpattern property)":[[127,"util.ConnectionPattern.ConnectionPattern.connections",false]],"connectpoint (class in util.connectpoint)":[[125,"util.ConnectPoint.ConnectPoint",false]],"connectpointlist (class in util.connectpointlist)":[[126,"util.ConnectPointList.ConnectPointList",false]],"cpp (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.CPP",false]],"cpp (util.initial_placement.initial_placement attribute)":[[133,"util.initial_placement.initial_placement.CPP",false]],"create_cb_bus() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_cb_bus",false]],"create_feedthrough() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.create_feedthrough",false]],"create_feedthrough_multiple() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.create_feedthrough_multiple",false]],"create_feedthroughs_ports() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.create_feedthroughs_ports",false]],"create_ft_connection() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.create_ft_connection",false]],"create_ft_multiple() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.create_ft_multiple",false]],"create_ft_ports() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.create_ft_ports",false]],"create_ft_ports() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.create_ft_ports",false]],"create_graph() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.create_graph",false]],"create_grid_clb_bus() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_grid_clb_bus",false]],"create_grid_clb_feedthroughs() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_grid_clb_feedthroughs",false]],"create_grid_io_bus() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_grid_io_bus",false]],"create_placement() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_placement",false]],"create_placement() (util.base_class.openfpga_placement_generator method)":[[137,"util.base_class.OpenFPGA_Placement_Generator.create_placement",false]],"create_placement() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.create_placement",false]],"create_placement() (util.initial_placement.initial_placement method)":[[133,"util.initial_placement.initial_placement.create_placement",false]],"create_sb_bus() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_sb_bus",false]],"create_tiles() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.create_tiles",false]],"create_tiles() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01.create_tiles",false]],"create_tiles() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02.create_tiles",false]],"create_tiles() (util.base_class.openfpga_tile_generator method)":[[138,"util.base_class.OpenFPGA_Tile_Generator.create_tiles",false]],"create_top_wrapper() (spydrnet_physical.ir.library.library method)":[[103,"spydrnet_physical.ir.library.Library.create_top_wrapper",false]],"crop_edges() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.crop_edges",false]],"cursor (util.connectpointlist.connectpointlist property)":[[126,"util.ConnectPointList.ConnectPointList.cursor",false]],"custom_style_sheet (spydrnet_physical.util.floorplanviz property)":[[144,"spydrnet_physical.util.FloorPlanViz.custom_style_sheet",false]],"definition (class in spydrnet_physical.ir.definition)":[[98,"spydrnet_physical.ir.definition.Definition",false]],"derive_sb_paramters() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.derive_sb_paramters",false]],"design_grid (util.base_class.openfpga_placement_generator attribute)":[[137,"util.base_class.OpenFPGA_Placement_Generator.design_grid",false]],"design_instance_map() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.design_instance_map",false]],"design_name (util.fpgagridgen.fpgagridgen attribute)":[[128,"util.FPGAGridGen.FPGAGridGen.design_name",false]],"design_top_stat() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.design_top_stat",false]],"direction() (util.connectpoint.connectpoint method)":[[125,"util.ConnectPoint.ConnectPoint.direction",false]],"distance (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.distance",false]],"duplicate_port() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.duplicate_port",false]],"element (class in spydrnet_physical.ir.element)":[[99,"spydrnet_physical.ir.element.Element",false]],"enumerate_grid() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.enumerate_grid",false]],"extract_info() (spydrnet_physical.util.cb_renderer method)":[[121,"spydrnet_physical.util.cb_renderer.extract_info",false]],"extract_info() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.extract_info",false]],"extract_info() (spydrnet_physical.util.sb_renderer method)":[[121,"spydrnet_physical.util.sb_renderer.extract_info",false]],"fix_grid_pin_names() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.fix_grid_pin_names",false]],"flatten_instance() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.flatten_instance",false]],"flip() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.flip",false]],"flip_connection() (util.connectpoint.connectpoint method)":[[125,"util.ConnectPoint.ConnectPoint.flip_connection",false]],"floorplanviz (class in spydrnet_physical.util)":[[144,"spydrnet_physical.util.FloorPlanViz",false]],"fpga_arch (util.fpgagridgen.fpgagridgen attribute)":[[128,"util.FPGAGridGen.FPGAGridGen.fpga_arch",false]],"fpga_grid (util.base_class.openfpga_placement_generator attribute)":[[137,"util.base_class.OpenFPGA_Placement_Generator.fpga_grid",false]],"fpga_size (util.base_class.openfpga_placement_generator attribute)":[[137,"util.base_class.OpenFPGA_Placement_Generator.fpga_size",false]],"fpgagridgen (class in util.fpgagridgen)":[[128,"util.FPGAGridGen.FPGAGridGen",false]],"from_connection (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.from_connection",false]],"full_connection (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.full_connection",false]],"full_grid (util.fpgagridgen.fpgagridgen attribute)":[[128,"util.FPGAGridGen.FPGAGridGen.full_grid",false]],"get_area() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.get_area",false]],"get_attr() (in module util)":[[140,"util.get_attr",false]],"get_block() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.get_block",false]],"get_connectivity_network() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.get_connectivity_network",false]],"get_driver() (spydrnet_physical.ir.wire.wire method)":[[107,"spydrnet_physical.ir.wire.Wire.get_driver",false]],"get_fishbone() (util.connectionpattern.connectionpattern static method)":[[127,"util.ConnectionPattern.ConnectionPattern.get_fishbone",false]],"get_height() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.get_height",false]],"get_height() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.get_height",false]],"get_hetero_columns() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.get_hetero_columns",false]],"get_hetero_rows() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.get_hetero_rows",false]],"get_html() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.get_html",false]],"get_htree() (util.connectionpattern.connectionpattern static method)":[[127,"util.ConnectionPattern.ConnectionPattern.get_htree",false]],"get_index (spydrnet_physical.ir.element.element property)":[[99,"spydrnet_physical.ir.element.Element.get_index",false]],"get_index (spydrnet_physical.ir.outerpin.outerpin property)":[[104,"spydrnet_physical.ir.outerpin.OuterPin.get_index",false]],"get_index() (spydrnet_physical.ir.bundle.bundle method)":[[96,"spydrnet_physical.ir.bundle.Bundle.get_index",false]],"get_layouts() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.get_layouts",false]],"get_names() (in module util)":[[140,"util.get_names",false]],"get_overutils_styles() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.get_overutils_styles",false]],"get_port_cables() (spydrnet_physical.ir.instance.instance method)":[[102,"spydrnet_physical.ir.instance.Instance.get_port_cables",false]],"get_port_pins() (spydrnet_physical.ir.instance.instance method)":[[102,"spydrnet_physical.ir.instance.Instance.get_port_pins",false]],"get_reference() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.get_reference",false]],"get_stats() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.get_stats",false]],"get_svg() (spydrnet_physical.util.floorplanviz method)":[[144,"spydrnet_physical.util.FloorPlanViz.get_svg",false]],"get_tile() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.get_tile",false]],"get_top_instance() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.get_top_instance",false]],"get_top_instance() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.get_top_instance",false]],"get_top_instance() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.get_top_instance",false]],"get_top_instance_name() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.get_top_instance_name",false]],"get_verilog_index (spydrnet_physical.ir.element.element property)":[[99,"spydrnet_physical.ir.element.Element.get_verilog_index",false]],"get_verilog_index() (spydrnet_physical.ir.bundle.bundle method)":[[96,"spydrnet_physical.ir.bundle.Bundle.get_verilog_index",false]],"get_width() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.get_width",false]],"get_width() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.get_width",false]],"get_x (util.connectpointlist.connectpointlist property)":[[126,"util.ConnectPointList.ConnectPointList.get_x",false]],"get_y (util.connectpointlist.connectpointlist property)":[[126,"util.ConnectPointList.ConnectPointList.get_y",false]],"grid (util.fpgagridgen.fpgagridgen attribute)":[[128,"util.FPGAGridGen.FPGAGridGen.grid",false]],"hold_cursor() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.hold_cursor",false]],"index() (spydrnet_physical.ir.innerpin.innerpin method)":[[101,"spydrnet_physical.ir.innerpin.InnerPin.index",false]],"index() (spydrnet_physical.ir.wire.wire method)":[[107,"spydrnet_physical.ir.wire.Wire.index",false]],"initial_hetero_placement (class in util.initial_hetero_placement)":[[132,"util.initial_hetero_placement.initial_hetero_placement",false]],"initial_placement (class in util.initial_placement)":[[133,"util.initial_placement.initial_placement",false]],"innerpin (class in spydrnet_physical.ir.innerpin)":[[101,"spydrnet_physical.ir.innerpin.InnerPin",false]],"instance (class in spydrnet_physical.ir.instance)":[[102,"spydrnet_physical.ir.instance.Instance",false]],"is_buffered (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.is_buffered",false]],"is_connected (spydrnet_physical.ir.pin.pin property)":[[105,"spydrnet_physical.ir.pin.Pin.is_connected",false]],"is_homogeneous() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.is_homogeneous",false]],"is_port_cable (spydrnet_physical.ir.cable.cable property)":[[97,"spydrnet_physical.ir.cable.Cable.is_port_cable",false]],"isload() (spydrnet_physical.ir.wire.wire method)":[[107,"spydrnet_physical.ir.wire.Wire.isload",false]],"layout (util.openfpga_arch.openfpga_arch property)":[[134,"util.openfpga_arch.OpenFPGA_Arch.layout",false]],"level (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.level",false]],"library (class in spydrnet_physical.ir.library)":[[103,"spydrnet_physical.ir.library.Library",false]],"library (spydrnet_physical.util.openfpga property)":[[119,"spydrnet_physical.util.OpenFPGA.library",false]],"load_points() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.load_points",false]],"load_points_from_svg() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.load_points_from_svg",false]],"loads() (spydrnet_physical.ir.wire.wire method)":[[107,"spydrnet_physical.ir.wire.Wire.loads",false]],"make_instance_unique() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.make_instance_unique",false]],"make_top_connection() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.make_top_connection",false]],"margins (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.margins",false]],"merge() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.merge",false]],"merge_all_grid_ios() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.merge_all_grid_ios",false]],"merge_and_update() (spydrnet_physical.util.tile01 method)":[[122,"spydrnet_physical.util.Tile01.merge_and_update",false]],"merge_and_update() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02.merge_and_update",false]],"merge_and_update_wrapper() (spydrnet_physical.util.tile02 method)":[[123,"spydrnet_physical.util.Tile02.merge_and_update_wrapper",false]],"merge_instance() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.merge_instance",false]],"merge_multiple_instance() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.merge_multiple_instance",false]],"module_final (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.module_final",false]],"module_shapes_final (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.module_shapes_final",false]],"move_cursor_x() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.move_cursor_x",false]],"move_cursor_y() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.move_cursor_y",false]],"move_x() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.move_x",false]],"move_y() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.move_y",false]],"netlist (spydrnet_physical.util.openfpga property)":[[119,"spydrnet_physical.util.OpenFPGA.netlist",false]],"netlist (util.base_class.openfpga_placement_generator attribute)":[[137,"util.base_class.OpenFPGA_Placement_Generator.netlist",false]],"openfpga (class in spydrnet_physical.util)":[[119,"spydrnet_physical.util.OpenFPGA",false]],"openfpga_arch (class in util.openfpga_arch)":[[134,"util.openfpga_arch.OpenFPGA_Arch",false]],"openfpga_config_generator (class in util.base_class)":[[136,"util.base_class.OpenFPGA_Config_Generator",false]],"openfpga_placement_generator (class in util.base_class)":[[137,"util.base_class.OpenFPGA_Placement_Generator",false]],"openfpga_tile_generator (class in util.base_class)":[[138,"util.base_class.OpenFPGA_Tile_Generator",false]],"optpins() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.OptPins",false]],"optwires() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.OptWires",false]],"outerpin (class in spydrnet_physical.ir.outerpin)":[[104,"spydrnet_physical.ir.outerpin.OuterPin",false]],"pb_types (util.openfpga_arch.openfpga_arch property)":[[134,"util.openfpga_arch.OpenFPGA_Arch.pb_types",false]],"pin (class in spydrnet_physical.ir.pin)":[[105,"spydrnet_physical.ir.pin.Pin",false]],"place_pins() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.place_pins",false]],"placementdb (util.initial_placement.initial_placement attribute)":[[133,"util.initial_placement.initial_placement.PlacementDB",false]],"placementdbkey (util.initial_placement.initial_placement attribute)":[[133,"util.initial_placement.initial_placement.PlacementDBKey",false]],"points (util.connectpointlist.connectpointlist property)":[[126,"util.ConnectPointList.ConnectPointList.points",false]],"port (class in spydrnet_physical.ir.port)":[[106,"spydrnet_physical.ir.port.Port",false]],"port (spydrnet_physical.ir.outerpin.outerpin property)":[[104,"spydrnet_physical.ir.outerpin.OuterPin.port",false]],"prepare_graph_from_nx() (in module util)":[[140,"util.prepare_graph_from_nx",false]],"print_configuration_bit_matrix() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.print_configuration_bit_matrix",false]],"print_grid() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.print_grid",false]],"print_instance_grid_map() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.print_instance_grid_map",false]],"print_port_stat() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.print_port_stat",false]],"print_reference_grid_map() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.print_reference_grid_map",false]],"pull_connection_up() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.pull_connection_up",false]],"push_connection_down() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.push_connection_down",false]],"register_config_generator() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.register_config_generator",false]],"register_placement_creator() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.register_placement_creator",false]],"register_tile_generator() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.register_tile_generator",false]],"release_cursor() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.release_cursor",false]],"remove_cable() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.remove_cable",false]],"remove_config_chain() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.remove_config_chain",false]],"remove_direct_interc() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.remove_direct_interc",false]],"remove_port() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.remove_port",false]],"remove_undriven_nets() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.remove_undriven_nets",false]],"render_connection_box() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.render_connection_box",false]],"render_floorplan() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.render_floorplan",false]],"render_layout() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.render_layout",false]],"render_pattern() (util.connectionpattern.connectionpattern method)":[[127,"util.ConnectionPattern.ConnectionPattern.render_pattern",false]],"render_pattern() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.render_pattern",false]],"render_switch_pattern() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.render_switch_pattern",false]],"report_connectivity() (spydrnet_physical.util.sb_renderer method)":[[121,"spydrnet_physical.util.sb_renderer.report_connectivity",false]],"report_incoming_channels() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.report_incoming_channels",false]],"report_ipins() (spydrnet_physical.util.cb_renderer method)":[[121,"spydrnet_physical.util.cb_renderer.report_ipins",false]],"report_outgoing_channels() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.report_outgoing_channels",false]],"reset() (util.connectionpattern.connectionpattern method)":[[127,"util.ConnectionPattern.ConnectionPattern.reset",false]],"reset_level() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.reset_level",false]],"rotate() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.rotate",false]],"routingrender (class in spydrnet_physical.util)":[[121,"spydrnet_physical.util.RoutingRender",false]],"run_metis() (in module util)":[[140,"util.run_metis",false]],"s_param (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.s_param",false]],"sample_connections() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.sample_connections",false]],"save() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.save",false]],"save_netlist() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.save_netlist",false]],"save_shaping_data() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.save_shaping_data",false]],"sb_renderer (class in spydrnet_physical.util)":[[121,"spydrnet_physical.util.sb_renderer",false]],"sc_height (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.SC_HEIGHT",false]],"sc_height (util.initial_placement.initial_placement attribute)":[[133,"util.initial_placement.initial_placement.SC_HEIGHT",false]],"scale (util.initial_hetero_placement.initial_hetero_placement attribute)":[[132,"util.initial_hetero_placement.initial_hetero_placement.SCALE",false]],"scale (util.initial_placement.initial_placement attribute)":[[133,"util.initial_placement.initial_placement.SCALE",false]],"scale() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.scale",false]],"scale_connection() (util.connectpoint.connectpoint method)":[[125,"util.ConnectPoint.ConnectPoint.scale_connection",false]],"search_from_point() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.search_from_point",false]],"search_point() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.search_point",false]],"search_to_point() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.search_to_point",false]],"set_color() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.set_color",false]],"set_cursor() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.set_cursor",false]],"set_layout() (util.openfpga_arch.openfpga_arch method)":[[134,"util.openfpga_arch.OpenFPGA_Arch.set_layout",false]],"set_wl_distribution() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.set_wl_distribution",false]],"setup() (spydrnet_physical.ir.tests.test_cable.testcable method)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_element.testelement method)":[[150,"spydrnet_physical.ir.tests.test_element.TestElement.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_innerpin.testinnerpin method)":[[152,"spydrnet_physical.ir.tests.test_innerpin.TestInnerPin.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_library.testlibrary method)":[[154,"spydrnet_physical.ir.tests.test_library.TestLibrary.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_outerpin.testouterpin method)":[[155,"spydrnet_physical.ir.tests.test_outerpin.TestOuterPin.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_pin.testpin method)":[[156,"spydrnet_physical.ir.tests.test_pin.TestPin.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_port.testport method)":[[157,"spydrnet_physical.ir.tests.test_port.TestPort.setUp",false]],"setup() (spydrnet_physical.ir.tests.test_wire.testwire method)":[[158,"spydrnet_physical.ir.tests.test_wire.TestWire.setUp",false]],"short_through() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.short_through",false]],"show_placement_data() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.show_placement_data",false]],"show_stats() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.show_stats",false]],"show_utilization_data() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.show_utilization_data",false]],"size (spydrnet_physical.ir.bundle.bundle property)":[[96,"spydrnet_physical.ir.bundle.Bundle.size",false]],"size (spydrnet_physical.ir.cable.cable property)":[[97,"spydrnet_physical.ir.cable.Cable.size",false]],"size (spydrnet_physical.ir.port.port property)":[[106,"spydrnet_physical.ir.port.Port.size",false]],"split_port() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.split_port",false]],"split_port_fanout() (spydrnet_physical.ir.definition.definition method)":[[98,"spydrnet_physical.ir.definition.Definition.split_port_fanout",false]],"sram_configuration (class in util.sram_configuration_protocol)":[[139,"util.sram_configuration_protocol.sram_configuration",false]],"store_points() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.store_points",false]],"svg_main (util.connectionpattern.connectionpattern property)":[[127,"util.ConnectionPattern.ConnectionPattern.svg_main",false]],"test_assign_cable() (spydrnet_physical.ir.tests.test_cable.testcable method)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable.test_assign_cable",false]],"test_combine_ports() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_combine_ports",false]],"test_connect_instance_port() (spydrnet_physical.ir.tests.test_cable.testcable method)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable.test_connect_instance_port",false]],"test_connect_port() (spydrnet_physical.ir.tests.test_cable.testcable method)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable.test_connect_port",false]],"test_create_feedthrough() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_create_feedthrough",false]],"test_create_feedthroughs_ports() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_create_feedthroughs_ports",false]],"test_create_feedthroughs_ports_2() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_create_feedthroughs_ports_2",false]],"test_create_top_wrapper() (spydrnet_physical.ir.tests.test_library.testlibrary method)":[[154,"spydrnet_physical.ir.tests.test_library.TestLibrary.test_create_top_wrapper",false]],"test_create_top_wrapper__names() (spydrnet_physical.ir.tests.test_library.testlibrary method)":[[154,"spydrnet_physical.ir.tests.test_library.TestLibrary.test_create_top_wrapper__names",false]],"test_create_top_wrapper__pin_map() (spydrnet_physical.ir.tests.test_library.testlibrary method)":[[154,"spydrnet_physical.ir.tests.test_library.TestLibrary.test_create_top_wrapper__pin_map",false]],"test_flatten_instance() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_flatten_instance",false]],"test_get_connectivity_network() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_get_connectivity_network",false]],"test_get_index() (spydrnet_physical.ir.tests.test_outerpin.testouterpin method)":[[155,"spydrnet_physical.ir.tests.test_outerpin.TestOuterPin.test_get_index",false]],"test_index() (spydrnet_physical.ir.tests.test_element.testelement method)":[[150,"spydrnet_physical.ir.tests.test_element.TestElement.test_index",false]],"test_is_port_cable() (spydrnet_physical.ir.tests.test_cable.testcable method)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable.test_is_port_cable",false]],"test_isload() (spydrnet_physical.ir.tests.test_wire.testwire method)":[[158,"spydrnet_physical.ir.tests.test_wire.TestWire.test_isload",false]],"test_merge_instance() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_merge_instance",false]],"test_merge_multiple_instance() (spydrnet_physical.ir.tests.test_definition.testdefinition method)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition.test_merge_multiple_instance",false]],"testcable (class in spydrnet_physical.ir.tests.test_cable)":[[148,"spydrnet_physical.ir.tests.test_cable.TestCable",false]],"testdefinition (class in spydrnet_physical.ir.tests.test_definition)":[[149,"spydrnet_physical.ir.tests.test_definition.TestDefinition",false]],"testelement (class in spydrnet_physical.ir.tests.test_element)":[[150,"spydrnet_physical.ir.tests.test_element.TestElement",false]],"testinnerpin (class in spydrnet_physical.ir.tests.test_innerpin)":[[152,"spydrnet_physical.ir.tests.test_innerpin.TestInnerPin",false]],"testlibrary (class in spydrnet_physical.ir.tests.test_library)":[[154,"spydrnet_physical.ir.tests.test_library.TestLibrary",false]],"testouterpin (class in spydrnet_physical.ir.tests.test_outerpin)":[[155,"spydrnet_physical.ir.tests.test_outerpin.TestOuterPin",false]],"testpin (class in spydrnet_physical.ir.tests.test_pin)":[[156,"spydrnet_physical.ir.tests.test_pin.TestPin",false]],"testport (class in spydrnet_physical.ir.tests.test_port)":[[157,"spydrnet_physical.ir.tests.test_port.TestPort",false]],"testwire (class in spydrnet_physical.ir.tests.test_wire)":[[158,"spydrnet_physical.ir.tests.test_wire.TestWire",false]],"tile01 (class in spydrnet_physical.util)":[[122,"spydrnet_physical.util.Tile01",false]],"tile02 (class in spydrnet_physical.util)":[[123,"spydrnet_physical.util.Tile02",false]],"tiles (util.openfpga_arch.openfpga_arch property)":[[134,"util.openfpga_arch.OpenFPGA_Arch.tiles",false]],"to_connection (util.connectpoint.connectpoint property)":[[125,"util.ConnectPoint.ConnectPoint.to_connection",false]],"top_module (spydrnet_physical.util.openfpga property)":[[119,"spydrnet_physical.util.OpenFPGA.top_module",false]],"translate() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.translate",false]],"translate_connection() (util.connectpoint.connectpoint method)":[[125,"util.ConnectPoint.ConnectPoint.translate_connection",false]],"update_configuration() (util.initial_placement.initial_placement method)":[[133,"util.initial_placement.initial_placement.update_configuration",false]],"update_dimensions() (spydrnet_physical.util.routingrender method)":[[121,"spydrnet_physical.util.RoutingRender.update_dimensions",false]],"update_module_label() (spydrnet_physical.util.openfpga method)":[[119,"spydrnet_physical.util.OpenFPGA.update_module_label",false]],"update_placement() (util.base_class.openfpga_placement_generator method)":[[137,"util.base_class.OpenFPGA_Placement_Generator.update_placement",false]],"update_placement() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.update_placement",false]],"update_placement_grid() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.update_placement_grid",false]],"update_shapes() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.update_shapes",false]],"update_shaping_param() (util.initial_hetero_placement.initial_hetero_placement method)":[[132,"util.initial_hetero_placement.initial_hetero_placement.update_shaping_param",false]],"utilization (spydrnet_physical.ir.definition.definition property)":[[98,"spydrnet_physical.ir.definition.Definition.utilization",false]],"validate_connectivity() (util.connectpointlist.connectpointlist method)":[[126,"util.ConnectPointList.ConnectPointList.validate_connectivity",false]],"validate_grid() (util.fpgagridgen.fpgagridgen method)":[[128,"util.FPGAGridGen.FPGAGridGen.validate_grid",false]],"wire (class in spydrnet_physical.ir.wire)":[[107,"spydrnet_physical.ir.wire.Wire",false]],"word_line_rows (util.sram_configuration_protocol.sram_configuration attribute)":[[139,"util.sram_configuration_protocol.sram_configuration.word_line_rows",false]],"write_fabric_key() (util.base_class.openfpga_config_generator method)":[[136,"util.base_class.OpenFPGA_Config_Generator.write_fabric_key",false]],"write_fabric_key() (util.sram_configuration_protocol.sram_configuration method)":[[139,"util.sram_configuration_protocol.sram_configuration.write_fabric_key",false]],"write_fabric_key() (util.tile01.config_chain_01 method)":[[130,"util.tile01.config_chain_01.write_fabric_key",false]],"write_fabric_key() (util.tile01.config_chain_simple method)":[[131,"util.tile01.config_chain_simple.write_fabric_key",false]],"write_metis_graph() (in module util)":[[140,"util.write_metis_graph",false]]},"objects":{"spydrnet_physical.ir.bundle":[[96,0,1,"","Bundle"]],"spydrnet_physical.ir.bundle.Bundle":[[96,1,1,"","get_index"],[96,1,1,"","get_verilog_index"],[96,2,1,"","size"]],"spydrnet_physical.ir.cable":[[97,0,1,"","Cable"]],"spydrnet_physical.ir.cable.Cable":[[97,1,1,"","assign_cable"],[97,1,1,"","check_concat"],[97,1,1,"","connect_instance_port"],[97,1,1,"","connect_port"],[97,2,1,"","is_port_cable"],[97,2,1,"","size"]],"spydrnet_physical.ir.definition":[[98,0,1,"","Definition"]],"spydrnet_physical.ir.definition.Definition":[[98,1,1,"","OptPins"],[98,1,1,"","OptWires"],[98,1,1,"","__init__"],[98,1,1,"","add_buffer"],[98,1,1,"","combine_cables"],[98,1,1,"","combine_ports"],[98,1,1,"","create_feedthrough"],[98,1,1,"","create_feedthrough_multiple"],[98,1,1,"","create_feedthroughs_ports"],[98,1,1,"","create_ft_multiple"],[98,1,1,"","create_ft_ports"],[98,1,1,"","duplicate_port"],[98,1,1,"","flatten_instance"],[98,1,1,"","get_connectivity_network"],[98,1,1,"","make_instance_unique"],[98,1,1,"","merge_instance"],[98,1,1,"","merge_multiple_instance"],[98,1,1,"","remove_cable"],[98,1,1,"","remove_port"],[98,1,1,"","split_port"],[98,1,1,"","split_port_fanout"],[98,2,1,"","utilization"]],"spydrnet_physical.ir.element":[[99,0,1,"","Element"]],"spydrnet_physical.ir.element.Element":[[99,2,1,"","get_index"],[99,2,1,"","get_verilog_index"]],"spydrnet_physical.ir.innerpin":[[101,0,1,"","InnerPin"]],"spydrnet_physical.ir.innerpin.InnerPin":[[101,1,1,"","index"]],"spydrnet_physical.ir.instance":[[102,0,1,"","Instance"]],"spydrnet_physical.ir.instance.Instance":[[102,1,1,"","__init__"],[102,1,1,"","check_all_scalar_connections"],[102,1,1,"","get_port_cables"],[102,1,1,"","get_port_pins"]],"spydrnet_physical.ir.library":[[103,0,1,"","Library"]],"spydrnet_physical.ir.library.Library":[[103,1,1,"","create_top_wrapper"]],"spydrnet_physical.ir.outerpin":[[104,0,1,"","OuterPin"]],"spydrnet_physical.ir.outerpin.OuterPin":[[104,2,1,"","get_index"],[104,2,1,"","port"]],"spydrnet_physical.ir.pin":[[105,0,1,"","Pin"]],"spydrnet_physical.ir.pin.Pin":[[105,2,1,"","is_connected"]],"spydrnet_physical.ir.port":[[106,0,1,"","Port"]],"spydrnet_physical.ir.port.Port":[[106,1,1,"","__init__"],[106,1,1,"","change_name"],[106,2,1,"","size"]],"spydrnet_physical.ir.tests.test_cable":[[148,0,1,"","TestCable"]],"spydrnet_physical.ir.tests.test_cable.TestCable":[[148,1,1,"","setUp"],[148,1,1,"","test_assign_cable"],[148,1,1,"","test_connect_instance_port"],[148,1,1,"","test_connect_port"],[148,1,1,"","test_is_port_cable"]],"spydrnet_physical.ir.tests.test_definition":[[149,0,1,"","TestDefinition"]],"spydrnet_physical.ir.tests.test_definition.TestDefinition":[[149,1,1,"","setUp"],[149,1,1,"","test_combine_ports"],[149,1,1,"","test_create_feedthrough"],[149,1,1,"","test_create_feedthroughs_ports"],[149,1,1,"","test_create_feedthroughs_ports_2"],[149,1,1,"","test_flatten_instance"],[149,1,1,"","test_get_connectivity_network"],[149,1,1,"","test_merge_instance"],[149,1,1,"","test_merge_multiple_instance"]],"spydrnet_physical.ir.tests.test_element":[[150,0,1,"","TestElement"]],"spydrnet_physical.ir.tests.test_element.TestElement":[[150,1,1,"","setUp"],[150,1,1,"","test_index"]],"spydrnet_physical.ir.tests.test_innerpin":[[152,0,1,"","TestInnerPin"]],"spydrnet_physical.ir.tests.test_innerpin.TestInnerPin":[[152,1,1,"","setUp"]],"spydrnet_physical.ir.tests.test_library":[[154,0,1,"","TestLibrary"]],"spydrnet_physical.ir.tests.test_library.TestLibrary":[[154,1,1,"","setUp"],[154,1,1,"","test_create_top_wrapper"],[154,1,1,"","test_create_top_wrapper__names"],[154,1,1,"","test_create_top_wrapper__pin_map"]],"spydrnet_physical.ir.tests.test_outerpin":[[155,0,1,"","TestOuterPin"]],"spydrnet_physical.ir.tests.test_outerpin.TestOuterPin":[[155,1,1,"","setUp"],[155,1,1,"","test_get_index"]],"spydrnet_physical.ir.tests.test_pin":[[156,0,1,"","TestPin"]],"spydrnet_physical.ir.tests.test_pin.TestPin":[[156,1,1,"","setUp"]],"spydrnet_physical.ir.tests.test_port":[[157,0,1,"","TestPort"]],"spydrnet_physical.ir.tests.test_port.TestPort":[[157,1,1,"","setUp"]],"spydrnet_physical.ir.tests.test_wire":[[158,0,1,"","TestWire"]],"spydrnet_physical.ir.tests.test_wire.TestWire":[[158,1,1,"","setUp"],[158,1,1,"","test_isload"]],"spydrnet_physical.ir.wire":[[107,0,1,"","Wire"]],"spydrnet_physical.ir.wire.Wire":[[107,1,1,"","assign_wire"],[107,1,1,"","get_driver"],[107,1,1,"","index"],[107,1,1,"","isload"],[107,1,1,"","loads"]],"spydrnet_physical.util":[[144,0,1,"","FloorPlanViz"],[119,0,1,"","OpenFPGA"],[121,0,1,"","RoutingRender"],[122,0,1,"","Tile01"],[123,0,1,"","Tile02"],[121,0,1,"","cb_renderer"],[121,0,1,"","sb_renderer"]],"spydrnet_physical.util.FloorPlanViz":[[144,1,1,"","__init__"],[144,1,1,"","add_block"],[144,1,1,"","add_stylehseet"],[144,1,1,"","add_symbol"],[144,1,1,"","add_top_block"],[144,1,1,"","compose"],[144,2,1,"","custom_style_sheet"],[144,1,1,"","get_html"],[144,1,1,"","get_svg"]],"spydrnet_physical.util.OpenFPGA":[[119,1,1,"","__init__"],[119,1,1,"","add_configuration_scheme"],[119,1,1,"","annotate_area_information"],[119,1,1,"","annotate_shaping_information"],[119,1,1,"","create_cb_bus"],[119,1,1,"","create_grid_clb_bus"],[119,1,1,"","create_grid_clb_feedthroughs"],[119,1,1,"","create_grid_io_bus"],[119,1,1,"","create_placement"],[119,1,1,"","create_sb_bus"],[119,1,1,"","create_tiles"],[119,1,1,"","design_instance_map"],[119,1,1,"","design_top_stat"],[119,1,1,"","fix_grid_pin_names"],[119,1,1,"","get_overutils_styles"],[119,1,1,"","get_top_instance"],[119,2,1,"","library"],[119,1,1,"","merge_all_grid_ios"],[119,2,1,"","netlist"],[119,1,1,"","place_pins"],[119,1,1,"","register_config_generator"],[119,1,1,"","register_placement_creator"],[119,1,1,"","register_tile_generator"],[119,1,1,"","remove_config_chain"],[119,1,1,"","remove_direct_interc"],[119,1,1,"","remove_undriven_nets"],[119,1,1,"","render_floorplan"],[119,1,1,"","save_netlist"],[119,1,1,"","save_shaping_data"],[119,1,1,"","show_placement_data"],[119,1,1,"","show_utilization_data"],[119,2,1,"","top_module"],[119,1,1,"","update_module_label"]],"spydrnet_physical.util.RoutingRender":[[121,1,1,"","__init__"],[121,1,1,"","add_partitions"],[121,1,1,"","extract_info"],[121,1,1,"","get_stats"],[121,1,1,"","render_connection_box"],[121,1,1,"","render_switch_pattern"],[121,1,1,"","report_incoming_channels"],[121,1,1,"","report_outgoing_channels"],[121,1,1,"","save"],[121,1,1,"","update_dimensions"]],"spydrnet_physical.util.Tile01":[[122,1,1,"","_bottom_left_tile"],[122,1,1,"","_bottom_right_tile"],[122,1,1,"","_bottom_tile"],[122,1,1,"","_left_tile"],[122,1,1,"","_main_tile"],[122,1,1,"","_right_tile"],[122,1,1,"","_top_left_tile"],[122,1,1,"","_top_right_tile"],[122,1,1,"","_top_tile"],[122,1,1,"","create_tiles"],[122,1,1,"","merge_and_update"]],"spydrnet_physical.util.Tile02":[[123,1,1,"","_bottom_left_tile"],[123,1,1,"","_bottom_right_tile"],[123,1,1,"","_bottom_tile"],[123,1,1,"","_left_tile"],[123,1,1,"","_main_tile"],[123,1,1,"","_right_tile"],[123,1,1,"","_top_left_tile"],[123,1,1,"","_top_right_tile"],[123,1,1,"","_top_tile"],[123,1,1,"","create_tiles"],[123,1,1,"","merge_and_update"],[123,1,1,"","merge_and_update_wrapper"]],"spydrnet_physical.util.cb_renderer":[[121,1,1,"","extract_info"],[121,1,1,"","report_ipins"]],"spydrnet_physical.util.sb_renderer":[[121,1,1,"","extract_info"],[121,1,1,"","report_connectivity"]],"util":[[140,4,1,"","get_attr"],[140,4,1,"","get_names"],[140,4,1,"","prepare_graph_from_nx"],[140,4,1,"","run_metis"],[140,4,1,"","write_metis_graph"]],"util.ConnectPoint":[[125,0,1,"","ConnectPoint"]],"util.ConnectPoint.ConnectPoint":[[125,1,1,"","__init__"],[125,2,1,"","buffer"],[125,2,1,"","color"],[125,2,1,"","connection"],[125,1,1,"","direction"],[125,2,1,"","distance"],[125,1,1,"","flip_connection"],[125,2,1,"","from_connection"],[125,2,1,"","full_connection"],[125,2,1,"","is_buffered"],[125,2,1,"","level"],[125,1,1,"","scale_connection"],[125,2,1,"","to_connection"],[125,1,1,"","translate_connection"]],"util.ConnectPointList":[[126,0,1,"","ConnectPointList"]],"util.ConnectPointList.ConnectPointList":[[126,1,1,"","__init__"],[126,1,1,"","add_connect_point"],[126,1,1,"","add_connection"],[126,1,1,"","add_next_point"],[126,1,1,"","adjust_for_layout"],[126,1,1,"","create_ft_connection"],[126,1,1,"","create_ft_ports"],[126,1,1,"","create_graph"],[126,1,1,"","crop_edges"],[126,2,1,"","cursor"],[126,1,1,"","flip"],[126,1,1,"","get_reference"],[126,1,1,"","get_top_instance"],[126,1,1,"","get_top_instance_name"],[126,2,1,"","get_x"],[126,2,1,"","get_y"],[126,1,1,"","hold_cursor"],[126,1,1,"","load_points"],[126,1,1,"","load_points_from_svg"],[126,1,1,"","make_top_connection"],[126,1,1,"","merge"],[126,1,1,"","move_cursor_x"],[126,1,1,"","move_cursor_y"],[126,1,1,"","move_x"],[126,1,1,"","move_y"],[126,2,1,"","points"],[126,1,1,"","print_instance_grid_map"],[126,1,1,"","print_port_stat"],[126,1,1,"","print_reference_grid_map"],[126,1,1,"","pull_connection_up"],[126,1,1,"","push_connection_down"],[126,1,1,"","release_cursor"],[126,1,1,"","render_pattern"],[126,1,1,"","reset_level"],[126,1,1,"","rotate"],[126,1,1,"","sample_connections"],[126,1,1,"","scale"],[126,1,1,"","search_from_point"],[126,1,1,"","search_point"],[126,1,1,"","search_to_point"],[126,1,1,"","set_color"],[126,1,1,"","set_cursor"],[126,1,1,"","short_through"],[126,1,1,"","show_stats"],[126,1,1,"","store_points"],[126,1,1,"","translate"],[126,1,1,"","validate_connectivity"]],"util.ConnectionPattern":[[127,0,1,"","ConnectionPattern"]],"util.ConnectionPattern.ConnectionPattern":[[127,1,1,"","__init__"],[127,1,1,"","add_htree"],[127,1,1,"","auto_select"],[127,2,1,"","connections"],[127,1,1,"","get_fishbone"],[127,1,1,"","get_htree"],[127,1,1,"","render_pattern"],[127,1,1,"","reset"],[127,2,1,"","svg_main"]],"util.FPGAGridGen":[[128,0,1,"","FPGAGridGen"]],"util.FPGAGridGen.FPGAGridGen":[[128,1,1,"","add_corners"],[128,1,1,"","add_fill"],[128,1,1,"","add_perimeter"],[128,1,1,"","add_single"],[128,3,1,"","design_name"],[128,1,1,"","enumerate_grid"],[128,3,1,"","fpga_arch"],[128,3,1,"","full_grid"],[128,1,1,"","get_block"],[128,1,1,"","get_height"],[128,1,1,"","get_top_instance"],[128,1,1,"","get_width"],[128,3,1,"","grid"],[128,1,1,"","print_grid"],[128,1,1,"","render_layout"],[128,1,1,"","validate_grid"]],"util.base_class":[[136,0,1,"","OpenFPGA_Config_Generator"],[137,0,1,"","OpenFPGA_Placement_Generator"],[138,0,1,"","OpenFPGA_Tile_Generator"]],"util.base_class.OpenFPGA_Config_Generator":[[136,1,1,"","add_configuration_scheme"],[136,1,1,"","write_fabric_key"]],"util.base_class.OpenFPGA_Placement_Generator":[[137,1,1,"","create_placement"],[137,3,1,"","design_grid"],[137,3,1,"","fpga_grid"],[137,3,1,"","fpga_size"],[137,3,1,"","netlist"],[137,1,1,"","update_placement"]],"util.base_class.OpenFPGA_Tile_Generator":[[138,1,1,"","create_tiles"]],"util.initial_hetero_placement":[[132,0,1,"","initial_hetero_placement"]],"util.initial_hetero_placement.initial_hetero_placement":[[132,3,1,"","CPP"],[132,3,1,"","SCALE"],[132,3,1,"","SC_HEIGHT"],[132,1,1,"","__init__"],[132,1,1,"","base2"],[132,1,1,"","base4"],[132,1,1,"","calculate_shapes"],[132,1,1,"","create_placement"],[132,1,1,"","derive_sb_paramters"],[132,1,1,"","get_area"],[132,3,1,"","margins"],[132,3,1,"","module_final"],[132,3,1,"","module_shapes_final"],[132,3,1,"","s_param"],[132,1,1,"","update_placement"],[132,1,1,"","update_placement_grid"],[132,1,1,"","update_shapes"],[132,1,1,"","update_shaping_param"]],"util.initial_placement":[[133,0,1,"","initial_placement"]],"util.initial_placement.initial_placement":[[133,3,1,"","CPP"],[133,3,1,"","PlacementDB"],[133,3,1,"","PlacementDBKey"],[133,3,1,"","SCALE"],[133,3,1,"","SC_HEIGHT"],[133,1,1,"","__init__"],[133,1,1,"","add_sb"],[133,1,1,"","create_placement"],[133,1,1,"","update_configuration"]],"util.openfpga_arch":[[134,0,1,"","OpenFPGA_Arch"]],"util.openfpga_arch.OpenFPGA_Arch":[[134,1,1,"","__init__"],[134,1,1,"","get_height"],[134,1,1,"","get_hetero_columns"],[134,1,1,"","get_hetero_rows"],[134,1,1,"","get_layouts"],[134,1,1,"","get_width"],[134,1,1,"","is_homogeneous"],[134,2,1,"","layout"],[134,2,1,"","pb_types"],[134,1,1,"","set_layout"],[134,2,1,"","tiles"]],"util.sram_configuration_protocol":[[139,0,1,"","sram_configuration"]],"util.sram_configuration_protocol.sram_configuration":[[139,1,1,"","add_configuration_scheme"],[139,1,1,"","annotate_configuration_bits"],[139,3,1,"","bit_line_cols"],[139,1,1,"","get_tile"],[139,1,1,"","print_configuration_bit_matrix"],[139,1,1,"","set_wl_distribution"],[139,3,1,"","word_line_rows"],[139,1,1,"","write_fabric_key"]],"util.tile01":[[130,0,1,"","config_chain_01"],[131,0,1,"","config_chain_simple"]],"util.tile01.config_chain_01":[[130,1,1,"","add_configuration_scheme"],[130,1,1,"","write_fabric_key"]],"util.tile01.config_chain_simple":[[131,1,1,"","add_configuration_scheme"],[131,1,1,"","write_fabric_key"]]},"objnames":{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},"objtypes":{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},"terms":{"":[43,54,55,75,107,141,142],"0":[0,5,7,11,13,16,18,20,21,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,48,49,50,51,52,53,54,55,57,58,59,60,61,63,65,66,67,68,71,72,73,74,75,77,79,80,81,82,85,88,98,119,125,126,127,128,133,137,139,141,142,144,147],"00":[11,16,27,42,48,57,63,72,74,75,80,88,147],"000":[11,16,27,42,48,57,63,72,74,75,80,88,147],"0085c3":[54,55],"01":[52,53,54,55,72,74,75,78,80,90,120,147],"01_automated_initial_plac":[49,57,147],"01_build_mux":[13,16,147],"01_connection_pattern":[28,42,147],"01_create_memory_bank_protocol":[43,48,147],"01_floorplan_rend":[58,59,63,147],"01_fpga_arch_pars":[17,27,147],"01_merge_multiple_inst":[86,88,147],"01_multi_merge_floorplan":[59,63,147],"01_netlist_to_graph":[64,80,147],"02":[43,76,77,78,80,90,120,147],"02_build_regist":[14,16,147],"02_create_simple_htre":[29,42,147],"02_dimension_based_floorplan":[50,57,147],"02_display_hierarchical_netlist":[0,11,147],"02_fabric_key_generator_ccff":[44,48,147],"02_fpga_grid_gener":[18,27,147],"02_render_routing_box":[60,63,147],"02_switch_partition_01":[65,80,147],"03_create_hybrid_htre":[30,42,147],"03_fpga_basic_el":[19,27,147],"03_render_edge_routing_box":[61,63,147],"03_switch_partition_02":[66,80,147],"03_utilization_based_floorplan":[51,57,147],"04_5_adding_buffers_on_clockpath":[31,42,147],"04_embed_clock_tre":[32,42,147],"04_floorplanheterogeneousdesign01":[52,57,147],"04_fpga_grid_rend":[20,27,147],"04_switch_partition_03":[67,80,147],"05":[43,54,55],"05_embed_clock_tree_fpga44":[33,42,147],"05_fpga_instance_nam":[21,27,147],"05_heterogeneousfloorplanadjust":[53,57,147],"05_module_partit":[68,80,147],"06":43,"06_connection_pattern_tie_cel":[34,42,147],"06_generic_tiling_part1":[69,80,147],"06_generic_tiling_part2":[70,80,147],"06_heterotil":[54,57,147],"06_reset_feedthrough":[35,42,147],"07_clock_tree_example1":[36,42,147],"07_floorplandesign01":[71,80,147],"07_heterotil":[55,57,147],"07_multiple_instance_feedthrough":[1,11,147],"08":43,"08_area_optimized_til":[72,80,147],"08_clock_tree_example2":[37,42,147],"08_grid_floor_plan_exampl":[22,27,147],"09_clock_tree_example3":[38,42,147],"09_clock_tree_example4":[39,42,147],"09_combine_pin":[2,11,147],"09_tile03_gener":[73,80,147],"0a45c3":[54,55],"1":[1,4,5,6,13,14,17,18,19,20,21,22,24,26,28,29,30,31,32,33,34,35,37,38,39,40,41,42,43,45,49,50,52,53,54,55,58,60,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,81,82,85,88,90,103,108,121,125,126,127,128,132,139,141,142,144,147],"10":[13,20,21,29,32,34,36,37,38,39,40,43,50,52,58,60,66,68,71,72,73,74,75,77,79,132,133,144],"100":[32,45,49,50,51,52,53,54,55,66,67,68,75,79,132,133],"1000":144,"10000":68,"10064":[49,50],"100x100":91,"10948":[49,50],"10_6x9_htree":[40,42,147],"10_combine_wir":[3,11,147],"10_optimize_pin":[23,27,147],"10_tile02_til":[74,80,147],"11":[11,21,30,34,37,43,60,68],"111":43,"112":43,"113":43,"11424":[49,50],"116":50,"11_logging_mesag":[4,11,147],"11_memory_bank_protocol":[75,80,147],"12":[18,26,34,37,38,39,40,43,60,68],"120":[52,53,54,55,75],"12420":[49,50],"125":32,"1250":45,"126":43,"12880":[49,50],"12_buffer_net":[5,11,147],"12_hetero_tile01":[76,80,147],"12_io_sequ":[24,27,147],"13":[30,34,37,38,42,43,60,68],"130":59,"13_create_parallel_feedthrough":[6,11,147],"13_hetero_tile01_rend":[77,80,147],"14":[34,37,38,40,43,60,68],"14_merge_port":[7,11,147],"15":[24,34,35,43,60,64,66,67,68,77,80],"150":[32,58,60,65],"1500":45,"150px":65,"15px":75,"16":[14,26,34,36,37,38,39,49,50,60,68],"160":[52,53,54,55],"16048":[49,50],"16x16":36,"16x24":37,"17":[33,34,36,38,39,43,60,68],"170":59,"17408":[49,50],"17848":[49,50],"18":[4,18,34,38,40,43,52,53,54,55,60,68],"180":[50,52,53,54,55,71,73,126],"18308":[49,50],"19":[30,34,38,43,60,68],"19780":[49,50],"1f":[49,50],"1px":43,"2":[7,13,14,16,18,24,28,29,30,33,34,35,36,38,39,40,41,42,43,49,50,51,52,53,54,55,60,64,65,66,67,68,69,70,71,72,73,74,75,77,79,82,85,90,108,119,121,124,127,128,132,133,139,141,142,147],"20":[4,24,26,29,32,34,36,37,38,39,40,43,50,58,59,60,71,72,73,74,75,126,127,132,144],"200":[22,32,50,60,61,65,71,72,73,74,75],"21":[34,43,60],"22":[34,38,43,60],"220":[52,53,72,74,75],"22576":[49,50],"23":[34,43,60],"23936":[49,50],"24":[4,34,37,43,60,77],"24748":[49,50],"25":[4,34,38,58,60],"250":[32,58,59],"2500":77,"250px":49,"26":[4,17,34,37,43,60],"26220":[49,50],"26680":[49,50],"27":[17,34,43,60],"270":126,"2720":[49,50],"2760":[49,50],"28":[34,37,43,60],"280":49,"28560":[49,50],"29":[34,37,43,60],"29920":[49,50],"2d":[18,35,128],"2f":43,"2px":24,"2x2":33,"3":[7,18,26,28,30,33,34,36,37,40,41,42,43,60,66,67,68,72,74,75,79,82,85,90,108,126,127,139,141,142,147,149],"30":[32,34,36,43,49,50,53,58,60],"300":[32,59],"31":[34,43,60],"31648":[49,50],"32":[34,36,39,43,60],"32108":[49,50],"3220":[49,50],"33":[29,34,36,37,39,43,60],"33580":[49,50],"34":[34,37,43,60],"340":[52,53,54,55],"35":[32,34,43,60],"35088":[49,50],"350px":[50,51],"3536":[49,50],"36":[34,43,60],"360":49,"36448":[49,50],"37":[34,60],"38":[34,43,60],"38548":[49,50],"39":[34,43,60],"4":[7,13,14,18,19,20,21,22,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,45,48,49,50,52,53,54,55,58,59,60,63,65,66,68,69,70,71,72,73,74,75,76,77,79,92,132],"40":[24,32,34,37,43,52,53,54,55,58,59,72,74,75,121],"400":32,"40020":[49,50],"4048":[49,50],"40480":[49,50],"4080":[49,50],"41":34,"41072":[49,50],"42":[34,43],"42432":[49,50],"43":[34,43],"4352":[49,50],"44":34,"45":[34,43],"4508":[49,50],"45448":[49,50],"45908":[49,50],"46":[34,43,49,50,51,52,53,54,55],"4600":[49,50],"4692":[49,50],"47":[34,43],"47380":[49,50],"47600":[49,50],"48":[34,37,43,53,54,55],"4896":[49,50],"48960":[49,50],"49":[34,37,43],"4x4":[17,19,21,35,41,42,49,50,71,73,90,91,93,147],"5":[18,20,24,28,32,33,34,36,37,38,39,40,43,60,65,66,68,72,74,75,79],"50":[22,34,43,49,58,59,60,65,74,79],"500":32,"500px":[52,53,54,55],"51":[34,43],"52":[34,43],"52348":[49,50],"53":[34,43],"53820":[49,50],"54":[34,43],"54280":[49,50],"544":[49,50],"55":34,"5520":[49,50],"56":[34,43],"57":[34,43],"58":[34,43],"59":[34,43],"5980":[49,50],"5x5":127,"6":[17,20,29,33,34,37,38,39,40,43,49,60,67,68,77,79],"60":[20,34,43,50,52,58,59,72,74,75],"61":[34,43],"62":[34,43],"63":34,"64":[34,43],"65":34,"66":[34,147],"67":[34,43],"68":[34,43],"69":[34,43],"6e6858":[52,53,54,55],"6x9":40,"7":[34,36,37,38,39,40,43,57,60,68],"70":[34,73,74],"700":32,"7072":[49,50],"71":[34,43],"72":[34,43,49,50,51,52,53,54,55],"73":[34,43],"74":[34,43],"75":[34,43],"750":43,"750px":[52,53,54,55],"7544":[49,50],"756":43,"76":[34,43],"7616":[49,50],"77":[34,43],"78":[34,43],"79":[34,43],"8":[7,18,19,21,22,23,30,33,34,36,37,38,39,40,43,49,50,52,53,54,55,60,66,68,72,74,75,77,141,142],"80":[43,72,74,75],"800":[52,53,54,55],"800px":65,"80558c":[54,55],"81":43,"82":43,"84":43,"8464":[49,50],"86":43,"87":43,"88":43,"8px":77,"8x8":[52,53,54,55,77],"9":[26,27,34,35,36,39,40,43,60,68,71,73],"90":[28,36,39,40,126],"92":43,"920":[49,50],"95":119,"96":43,"97":26,"99":[43,68],"999":[67,68],"9x12":38,"9x9":[33,35],"A":[1,5,6,15,25,41,43,56,58,59,62,78,92,95,98,141,142,144],"And":68,"As":[104,141,142],"By":[28,29,64],"For":[37,38,58,94,95,108,144],"IN":[1,5,6,13,14,34,98,106],"If":[1,6,95,98,100,126,141,142],"In":[33,64,65,91,92,93,133,141,142],"It":[58,92,93,98,115,124,125,126,132,141,142,144],"Not":51,"On":[58,144],"One":[141,142],"The":[0,43,58,66,91,92,93,95,98,100,108,122,125,128,134,142,144,151],"There":[133,141,142],"These":[108,141,142],"To":[92,94,95,115],"_":[19,30,33,35,40,43,45,52,53,54,55,60,61,66,67,68,69,70,71,72,73,74,75,76,77,85,95,98,119,133,141,142],"_0":[67,68],"_0_":119,"_0__":77,"_1":[67,68,69,70,103],"_1__1":68,"_6x9_clock_tre":40,"__":[33,35,52,53,54,55,61,69,70,72,73,74,75,95],"___":95,"__init__":[98,102,106,119,121,125,126,127,132,133,134,144],"__main__":[18,19,21,22,43,45,49,50,51,52,53,54,55,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"__name__":[18,19,21,22,43,45,49,50,51,52,53,54,55,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"__pin_":119,"__pin_i_":119,"__pin_i_0_":119,"__pin_inpad_0_":119,"__pin_o_":119,"__pin_o_0_":119,"__pin_outpad_":119,"__pin_outpad_0_":119,"__w":68,"_after_renam":26,"_annotate_netlist":58,"_basic_hierarchy_after_multiple_feedthrough":[1,6],"_basic_hierarchy_design":1,"_basic_hierarchy_floorplan":58,"_basic_inst_design":86,"_before_renam":26,"_bottom_left_til":[122,123],"_bottom_right_til":[122,123],"_bottom_til":[122,123],"_buffered_clock_tre":31,"_buffered_nested_hierarchi":5,"_buffered_netlist":5,"_buffered_tre":31,"_cabl":7,"_cbx_1__1_":60,"_cbx_1__1_0":65,"_cbx_1__1_1":65,"_cbx_1__1_2":66,"_cbx_1__1_3":66,"_cbx_1__1_arrang":60,"_cbx_1__1_extend":66,"_cbx_1__2_":60,"_cbx_1__2_0":65,"_cbx_1__2_1":65,"_cbx_1__2_2":66,"_ccdff_":66,"_classic_tile_floorplan":71,"_clock_tree_connect":33,"_clock_tree_connections_l0":33,"_clock_tree_connections_l1":33,"_clock_tree_connections_l2":33,"_clock_tree_example_arch_01":36,"_clock_tree_example_arch_02":37,"_clock_tree_example_arch_03":38,"_clock_tree_example_arch_04":39,"_clock_tree_floorplan":32,"_complete_fpga_grid":18,"_complete_grid_metr":18,"_complete_metr":[18,21],"_complete_metrics_dp":21,"_dup":98,"_eco_chang":43,"_execution_log_file_spydrnet":4,"_external_metis_run":79,"_fabric_kei":45,"_feedthrough_basic_hierarchy_design":[1,6],"_filenam":43,"_fishbone_pattern":28,"_fishbone_pattern_0":32,"_fishbone_pattern_90":28,"_fishbone_pattern_margin":28,"_fishbone_pattern_merg":28,"_fishbone_pattern_sampl":28,"_fishbone_pattern_scaling1":28,"_fishbone_pattern_scaling2":28,"_fishbone_pattern_tie_0":34,"_fp":54,"_fpga_auto_initial_heterogeneous_plac":77,"_fpga_auto_initial_plac":49,"_fpga_auto_initial_placement_adjust":50,"_fpga_configuration_chain":45,"_fpga_full_grid":18,"_fpga_grid":18,"_fpga_grid_floorplan":[71,73],"_fpga_top":[33,35],"_fpga_top_initi":[33,35],"_ft_":98,"_graph":[66,68],"_graph_pr":68,"_grid":[67,68],"_grid_floorplan":22,"_hetero_design_adjust_floorplan":53,"_hetero_design_floorplan":52,"_hetero_pre_til":[54,55],"_hetero_til":54,"_hetero_tile04":55,"_homogeneous_plac":[49,50],"_htree_pattern":29,"_hybrid_connectivity_pattern":30,"_hybrid_connectivity_pattern_graph":[30,40],"_in":[34,67,68,98,121],"_in_":68,"_includ":19,"_initial_design":[0,95],"_input_port":68,"_instance_hierarchi":75,"_ipin_":[66,67,68,69,70],"_layer_connect":28,"_left_til":[122,123],"_librari":[69,70],"_main_til":[122,123],"_memeory_bank_conn_bl_lin":43,"_merge_multiple_floorplan":59,"_merge_multiple_floorplan_befor":59,"_merged_design":10,"_merged_mul_inst_design":86,"_module_experiments_":68,"_mux_build":13,"_new":[54,55],"_nx_graph":[64,67,68],"_nx_graph_pr":67,"_nx_graph_split":64,"_old":[54,55],"_ooooooo":13,"_out":[67,68,98],"_out_":68,"_output":68,"_output_3":45,"_output_bu":12,"_output_generic_til":[69,70],"_output_tile01":[72,74],"_output_tile04":75,"_output_wir":[12,95],"_part_":[68,69,70],"_partition_experiments_":67,"_partition_experiments_01":79,"_partition_experiments_02":66,"_pin":7,"_pin_i":[66,67,68],"_pin_o":68,"_point":[39,40],"_port":7,"_post_clock_embed":32,"_pymetis_run":79,"_ratio":133,"_releas":[18,44],"_reset_connect":35,"_right_til":[122,123],"_sampl":43,"_sample_io_sequ":24,"_sdn_doc_sourc":67,"_serpentine_fabric_kei":44,"_simple_design":23,"_simple_design_post_opt_pin":23,"_sipo_build":14,"_small_layout_ccff_fabric_rend":44,"_small_layout_rend":20,"_square_grid_design":[32,34],"_static":67,"_task":[19,33,35,66,67,68],"_temp":67,"_temp_merge_port":7,"_temp_merge_ports_rewrit":7,"_tie_cell_ad":34,"_tile01_floorplan":72,"_tile01_shap":[72,74,75],"_tile02_floorplan":74,"_tile02_mb_floorplan":75,"_tmp":19,"_top_instances_port":[54,55],"_top_left_til":[122,123],"_top_modul":[69,70],"_top_right_til":[122,123],"_top_til":[122,123],"_track_":[68,69,70],"_ultimate_layout_rend":20,"_ultimate_layout_render_s":20,"_ungrouped_design":8,"_unified_routing_tile_floorplan":73,"_verilog":[19,21,26,33,35,45,49,50,52,53,54,55,60,65,66,67,68,69,70,71,72,73,74,75,76,77],"_width":133,"_wrapper":103,"a27b5c":[54,55],"a8d0db":[52,53,54,55,71,73,76,77],"a8dd00":20,"a_cabl":5,"a_in":6,"a_in_c":6,"a_in_port":6,"a_out":6,"a_out_c":6,"a_out_port":6,"ab":43,"about":[98,141,142],"abov":[108,126,141,142],"absolut":133,"absorb":98,"accept":128,"achiev":95,"across":[78,80,90,115,147],"actual":[125,141,142],"ad":[7,41,42,47,48,49,50,68,90,98,126,141,142,144,147],"add":[5,20,24,29,36,37,38,39,40,43,45,49,50,52,53,54,55,58,65,67,68,71,72,73,74,75,77,79,93,94,95,98,100,119,126,128,133,139,141,142,144],"add_block":144,"add_buff":[5,98],"add_configuration_schem":[45,75,119,130,131,136,139],"add_connect":[28,30,126],"add_connect_point":[33,126],"add_corn":128,"add_edg":79,"add_fil":128,"add_htre":127,"add_module_label":127,"add_next_point":126,"add_nod":[66,67,68,79],"add_partit":121,"add_perimet":128,"add_pin":7,"add_sb":133,"add_singl":128,"add_styl":20,"add_stylehseet":144,"add_subgraph":[66,67,68,79],"add_symbol":144,"add_top_block":144,"add_wir":7,"addit":[91,126,141,142],"additional_port":126,"additional_styl":[50,52,53,54,55],"adjac":66,"adjnci":[79,140],"adjust":[13,49,50,56,57,71,73,77,90,126,128,147],"adjust_for_layout":126,"affect":108,"after":[1,5,6,23,28,31,32,34,59,69,70,72,74,75,86,91,95,119,122,127,130,132,139],"after_renam":26,"against":[141,142],"aim":79,"aka":92,"algorithm":43,"alia":98,"align":[20,73],"all":[9,15,19,20,25,38,40,41,47,56,58,59,62,66,67,68,78,87,92,98,102,121,122,125,126,127,132,133,141,142,144,147,151],"allow":[93,95,108,122,141,142],"also":[95,141,142],"altern":[43,94,103],"alwai":[95,121,133,141,142],"an":[43,92,93,95,98,100,102,106,126,134,141,142],"analyz":[93,100,119],"anchor":[28,125,126],"angl":126,"ani":[30,34,92,93,97,98,105,108,126,132,141,142],"anneal":43,"annot":[30,40,58,67,68,95,119],"annotate_area_inform":[49,50,52,53,54,55,119],"annotate_configuration_bit":139,"annotate_graph":[67,68],"annotate_shaping_inform":119,"anoth":[141,142],"anyth":[98,134],"aout":1,"api":[93,134],"append":[19,24,33,35,36,37,38,39,40,43,45,54,55,65,66,67,68,69,70,71,72,73,74,75,76,77,93,126],"appli":[132,133],"aquamarin":68,"ar":[13,40,52,53,54,55,58,68,79,86,92,93,95,98,100,102,119,121,125,128,133,142,144],"arbitrari":[30,60],"arch":[17,21,49,50,52,53,54,55,71,73,77,91,92,120],"arch_fil":[18,20,21,44,49,50,52,53,54,55,71,73,77,128],"arch_xml":119,"architectu":17,"architectur":[18,24,25,27,41,42,44,90,124,128,132,133,134,147],"area":[75,78,80,90,119,132,133,147],"area_info":[49,50,52,53,54,55,71,73],"areafil":[52,71,73,77,132,133],"aren":[141,142],"arg":[98,119],"argument":[125,154],"arout":[54,55],"arrai":[65,66,106],"arrang":60,"arrow":[18,128],"as_hex":[43,77],"assert":43,"assig":66,"assign":[13,34,43,54,55,64,66,67,68,84,92,97,98,107,119],"assign_c":[1,5,6,13,97],"assign_instance_nam":[97,107],"assign_wir":107,"associ":[104,139,141,142],"assum":[141,142],"assumpt":108,"ast":36,"attach":[141,142],"attr":140,"attrib":[49,50,52,53,54,55,77],"attribut":[96,97,98,99,101,102,103,104,105,106,107,119,125,126,127,128,132,133,134,137,139,140,144],"auto":[56,57,59,90,127,147],"auto_bas":11,"auto_basic_jupyt":9,"auto_basic_python":9,"auto_circuit_build":16,"auto_circuit_builder_jupyt":15,"auto_circuit_builder_python":15,"auto_openfpga_bas":27,"auto_openfpga_basic_jupyt":25,"auto_openfpga_basic_python":25,"auto_openfpga_clock_tre":42,"auto_openfpga_clock_tree_jupyt":41,"auto_openfpga_clock_tree_python":41,"auto_openfpga_config":48,"auto_openfpga_config_jupyt":47,"auto_openfpga_config_python":47,"auto_openfpga_floorplan":57,"auto_openfpga_floorplanning_jupyt":56,"auto_openfpga_floorplanning_python":56,"auto_openfpga_rend":63,"auto_openfpga_rendering_jupyt":62,"auto_openfpga_rendering_python":62,"auto_openfpga_til":80,"auto_openfpga_tiling_jupyt":78,"auto_openfpga_tiling_python":78,"auto_sdnphy_mib":88,"auto_sdnphy_mib_jupyt":87,"auto_sdnphy_mib_python":87,"auto_select":127,"automat":[58,141,142,144],"avaialbl":[17,134],"avail":134,"averag":43,"awar":[62,63,90,147],"axi":126,"azur":68,"b":[43,58,59,65,66,68,121,132,133,139,144],"b22222":[49,50,51,52,53,54,55,75,77],"b_1__1":[69,70],"b_in":6,"b_in_cabl":6,"b_in_port":6,"b_out":6,"b_out_cabl":6,"b_out_port":6,"back":[130,139],"bacnk":43,"bank":[47,48,78,80,90,147],"base":[23,43,49,52,56,57,64,65,66,69,70,71,73,76,77,90,92,93,95,96,97,98,99,101,102,103,104,105,106,107,108,109,121,122,126,127,128,147,148,149,150,152,154,155,156,157,158],"base2":132,"base4":132,"base_class":[136,137,138],"base_dir":[45,69,70,72,74,75],"basenam":[60,61,65],"bash":95,"basi":[141,142],"basic":[27,28,29,62,63,90,95,109,120,147],"basic_hierarchi":[0,1,12,58,59,64,83,86,95,146],"bbox_pt":[72,74,75],"bc85c3":[52,53,54,55],"becaus":65,"becom":[141,142],"been":[141,142],"beetween":[54,55,97,98,121,126,144],"befor":[1,5,6,13,20,23,49,52,59,66,69,70,71,72,73,74,75,76,77,86,91,95,119,141,142,148,149,152,154,155,156,157,158],"before_renam":26,"begin":[141,142],"behavior":[141,142],"beig":68,"being":[141,142],"belong":[1,6,97],"below":[58,95,122,133,141,142,144],"better":[130,139],"between":[65,66,95,108],"bgcolor":66,"bia":127,"bias":122,"bigger":40,"bisqu":68,"bit":[43,107,139,141,142],"bit_line_col":[75,139],"bitout":14,"bitsream":[129,135],"bitstream":120,"bitwise_assign":97,"bl":[43,75],"bl_indx":43,"bl_line":43,"bl_n":43,"bl_port":75,"bl_region":43,"black":[36,37,38,39,43,49,50,52,53,54,55,77,125,126],"bleed":94,"blend":[52,53,54,55],"block":[18,43,54,55,58,92,95,98,119,120,128,132,133,141,142,144],"block1":23,"block2":23,"block_nam":[54,55],"blue":[24,33,36,37,38,39,40,126],"bodi":[141,142],"bone":108,"bool":[60,97,98,106,121,125,144],"boolean":65,"both":[65,141,142],"bottom":[28,32,38,58,60,65,66,67,68,74,75,108,119,121,122,123,125,128,144],"bottom_cbx_h":[49,50,52,53,54,55,132],"bottom_cbx_height":133,"bottom_cbx_w":[49,50,52,53,54,55,132],"bottom_cbx_width":133,"bottom_chan":65,"bottom_grid":[66,67],"bottom_grid_":66,"bottom_grid_top_width_0_height_0_subtile_":119,"bottom_left_grid_right_width_0_height_0_subtile_":119,"bottom_left_til":[72,74,75],"bottom_pin_i":66,"bottom_right_grid_left_width_0_height_0_subtile_":119,"bottom_right_til":[72,74,75],"bottom_til":[72,74,75],"bottom_width_0_height_0_subtile_":119,"boundari":43,"boundri":128,"box":[62,63,68,78,80,90,115,119,121,122,132,133,147],"breakout":[141,142],"broken":65,"brown":37,"browser":[94,95],"bu":[19,33,35,45,49,50,52,53,54,55,64,69,70,71,72,73,74,75,76,77,98,119,141,142,149],"buff0":5,"buffer":[9,11,28,31,90,98,125,147],"buffer_x1":5,"build":[15,16,91,147],"build_sipo_regist":14,"build_tree_like_mux":13,"built":131,"bundl":100,"bus_in":[12,58,81],"bus_out":[58,81],"buse":[120,122],"bux":[2,3],"byt":35,"byuccl":95,"c":[58,59,94,132,133,144],"c6ecba":66,"cabl":[1,3,12,13,19,33,35,45,69,70,71,72,73,74,75,76,77,95,98,100,101,102,106,107,126,140,141,142,151],"cable0":[12,95],"cable_list":[19,33,35,45,69,70,71,72,73,74,75,76,77],"cable_nam":98,"cable_out":1,"calcul":[43,65,132],"calculate_shap":132,"call":[79,100,127],"callabl":[98,103,144],"can":[28,29,43,49,52,53,54,55,60,61,71,73,76,77,91,92,94,95,98,100,108,121,125,130,131,132,139,141,142],"cannot":104,"capac":43,"care":108,"case":[13,14,64,65,141,142],"caus":[141,142],"cb":[13,37,38,45,60,61,69,70,72,74,75,78,80,90,119,132,147],"cb_":133,"cb_list":119,"cb_modul":[66,67],"cb_render":[61,109],"cb_vweight":67,"cb_width_":133,"cbx":[18,20,33,35,65,71,73,119,122,123],"cbx11":19,"cbx11_h":[49,50,52,53,54,55,132],"cbx11_w":[49,50,52,53,54,55,132],"cbx_":[54,61,69,70,71,73],"cbx_1__0_":[18,20,21,26,49,50,52,53,54,55,69,70,77],"cbx_1__1_":[19,21,26,49,50,52,53,54,55,66,67,77],"cbx_1__1__0":68,"cbx_1__1__1":68,"cbx_1__2_":[20,21,49,50],"cbx_1__3_":[21,49,50],"cbx_1__4_":[18,21,26,49,50,77],"cbx_1__8_":[52,53,54,55,77],"cbx_2__0_":[18,20,21,49,50,52,53,54,55,77],"cbx_2__1_":[18,21,49,50],"cbx_2__2_":[18,20,21,49,50,52,53,54,55,77],"cbx_2__3_":[18,21,49,50],"cbx_2__4_":[18,21,49,50],"cbx_2__8_":[52,53,54,55,77],"cbx_3__0_":[18,21,49,50],"cbx_3__1_":[18,21,49,50],"cbx_3__2_":[18,21,49,50],"cbx_3__3_":[18,21,49,50],"cbx_3__4_":[18,21,49,50],"cbx_4__0_":[18,21,49,50],"cbx_4__1_":[18,21,49,50],"cbx_4__2_":[18,21,49,50],"cbx_4__3_":[18,21,49,50],"cbx_4__4_":[18,21,49,50],"cbx_bottom_":133,"cbx_bottom_height":133,"cbx_chan_i":133,"cbx_chan_x":133,"cbx_color":[52,53,54,55,71,73,76,77],"cbx_membership":[67,68],"cbx_top":133,"cbx_top_height":133,"cbx_w":[71,73],"cbx_width":133,"cby":[18,20,33,35,65,71,73,122,123],"cby11_h":[49,50,52,53,54,55,132],"cby11_w":[49,50,52,53,54,55,132],"cby_":[54,61,69,70,71,73,133],"cby_0__1_":[18,21,26,49,50,77],"cby_0__2_":[18,21,49,50],"cby_0__3_":[18,21,49,50],"cby_0__4_":[18,21,49,50],"cby_1__1_":[18,21,26,49,50,52,53,54,55,67],"cby_1__2_":[18,21,49,50],"cby_1__3_":[18,21,49,50],"cby_1__4_":[18,21,49,50],"cby_2__1_":[18,21,49,50,52,53,54,55,77],"cby_2__2_":[18,21,49,50],"cby_2__3_":[18,21,49,50],"cby_2__4_":[18,21,49,50],"cby_3__1_":[18,21,49,50,52,53,54,55,77],"cby_3__2_":[18,21,49,50],"cby_3__3_":[18,21,49,50],"cby_3__4_":[18,21,49,50],"cby_4__1_":[18,21,26,49,50,77],"cby_4__2_":[18,21,49,50],"cby_4__3_":[18,21,49,50],"cby_4__4_":[18,21,49,50],"cby_8__1_":77,"cby_chan_i":133,"cby_chan_x":133,"cby_color":[52,53,54,55,71,73,76,77],"cby_h":[71,73,132],"cby_height":133,"cby_left_width":133,"cby_right_width":133,"cby_w":132,"ccdff":[66,67,68],"ccff":45,"ccff_":119,"ccff_head":[45,66],"ccff_tail":[45,66,68],"cconnectpoint":126,"ceefe4":[52,53,54,55,71,73,76,77],"ceil":43,"cell":[9,11,41,42,43,49,90,91,92,98,132,133,147],"cell_fil":119,"celldefin":[23,84],"center":[20,43,49,50,52,53,54,55,73,77,127],"central":115,"cfg_done":[66,67,68],"chain":[7,19,33,35,48,66,69,70,71,72,73,74,75,76,77,90,119,120,139,147],"chan":[67,68],"chan_in_port":[67,68],"chan_map":60,"chan_out":121,"chang":[98,106,127],"change_nam":106,"chani":[68,121],"channel":[60,65,67,68,108],"channel_crossov":121,"channel_map":[60,68,121],"chanx":[66,68,121],"chanx_":121,"chanx_l":121,"chanx_l_driv":121,"chanx_l_ft":121,"chanx_l_len":121,"chanx_l_out_map":121,"chanx_left":[61,66,67],"chanx_left_in":66,"chanx_left_out":66,"chanx_port":66,"chanx_r":121,"chanx_r_len":121,"chanx_right":[61,66,67],"chanx_right_in":66,"chanx_right_out":66,"chany_":121,"chany_bottom":[61,67],"chany_top":[61,67],"charact":[141,142],"characterist":93,"check":[35,94,95,97,102,105,126,128,134,141,142,148,149,158],"check_all_scalar_connect":[19,33,35,45,69,70,71,72,73,74,75,76,77,102],"check_concat":97,"chip_finish":91,"circ_build":14,"circl":[43,49,50,52,53,54,55,66,77],"circuit":[75,79,100],"circuit_build":[13,14,147],"cl":119,"cla":119,"class":[17,18,22,24,49,52,60,65,67,71,73,76,77,93,95,96,97,98,99,101,102,103,104,105,106,107,108,109,119,121,122,123,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,144,148,149,150,151,152,154,155,156,157,158],"class_":[36,37,38,39,40,43],"classic":[78,80,90,124,132,147],"clb":[17,18,38,40,71,73,92,119,122,123,128,133],"clb_1__1_":21,"clb_1__2_":21,"clb_1__3_":21,"clb_1__4_":21,"clb_2__1_":[18,21],"clb_2__2_":[18,21],"clb_2__3_":[18,21],"clb_2__4_":[18,21],"clb_3__1_":[18,21],"clb_3__2_":[18,21],"clb_3__3_":[18,21],"clb_3__4_":[18,21],"clb_4__1_":[18,21],"clb_4__2_":[18,21],"clb_4__3_":[18,21],"clb_4__4_":[18,21],"clb_grid_i":[71,73],"clb_grid_x":[71,73],"clb_h":[49,50,52,53,54,55,71,73,132,133],"clb_w":[49,50,52,53,54,55,71,73,132,133],"clean_and_annotate_cb_graph":68,"clean_and_annotate_sb_graph":68,"clean_cb_graph":67,"cleanup":[33,45],"click":95,"clk":[31,32,34,85],"clk_":34,"clk_bottom_in":[32,34],"clk_cabl":[31,32,34],"clk_ft":[32,34],"clk_l0":33,"clk_l0_cabl":33,"clk_l1":33,"clk_l1_cabl":33,"clk_left_in":[32,34],"clk_left_out":[32,34],"clk_port":34,"clk_right_in":[32,34],"clk_right_out":[32,34],"clk_top_out":[32,34],"clock":[14,20,29,33,40,42,90,91,147],"clock_opt":91,"clock_opt_opto":91,"clocktre":40,"clockwis":[58,119,144],"clone":98,"cluster":[66,67,68,79],"code":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87,141,142],"col":[52,53,54,55],"collect":[15,25,41,54,55,56,62,78,126],"color":[29,30,36,38,39,40,43,66,67,68,71,72,73,74,75,77,79,119,125,126],"color_palett":[43,77],"column":[38,53,54,55,134,139],"com":94,"combin":[9,11,33,38,90,98,115,141,142,147,149],"combine_c":[19,33,35,45,69,70,71,72,73,74,75,76,77,98],"combine_pattern":[33,36,38,39],"combine_port":[66,75,98],"come":126,"command":[92,94,95,141,142],"comment":92,"common":133,"common_task":91,"commonfil":91,"complet":[18,93,95,128,134],"complex":[20,108,130,139,141,142],"compon":[58,144],"compos":[0,1,5,6,7,8,10,12,13,14,23,31,32,33,34,35,45,49,50,52,53,54,55,58,59,66,67,68,71,72,73,74,75,77,86,95,141,142,144],"comput":[13,132],"concaten":[97,141,142],"condit":43,"conenct":[121,125],"conf":92,"config":[91,92],"config_bit":75,"config_chain_01":130,"config_chain_simpl":[45,66,131],"config_cr":[45,75],"configur":[19,43,48,67,68,75,90,92,119,132,133,147],"configuration_chain":[45,48,147],"congest":108,"conn":[43,78,80,90,147],"conn_box":61,"connect":[1,6,8,12,23,24,31,32,33,34,35,36,37,38,39,40,41,42,47,48,58,62,63,64,65,66,90,91,94,95,97,98,102,105,109,115,119,121,122,125,126,127,133,141,142,144,147,148,158],"connect_instance_port":[14,97],"connect_net":43,"connect_port":[6,34,97],"connection_box":119,"connection_color":126,"connection_from":125,"connection_to":125,"connectionpattern":[28,29,30,31,32,33,34,35,36,37,38,39,40,109],"connectionpoint":[126,127],"connectionpointlist":126,"connectlist":126,"connectnet":91,"connectpoint":[33,38,40,109,126],"connectpointlist":[37,38,40,109,127],"connet":[30,126],"consid":[33,35,58,92,97,98,108,119,132,134,144],"consist":92,"consol":[141,142],"const":[54,55,141,142],"constraint":[40,51,98,122,132],"construct":95,"contain":[24,36,37,38,39,40,92,94,95,128,129,134,135,140,141,142],"contat":[132,133],"continu":[30,34,40,43,54,55,69,70,72,74,75],"contracted_nod":[67,68],"control":144,"convert":[19,33,35,45,49,50,52,53,54,55,64,66,69,70,71,72,73,74,75,76,77,79,98,119,120,122,140,141,142],"convert_node_labels_to_integ":[67,68],"coordin":[24,58,108,124,125,126,144],"copi":[36,37,38,39,40,52,53,54,55,77,104],"cordian":128,"cordiant":128,"cordin":[31,33,35,54,55,119,126,128,139],"core":119,"corner":[115,119,122,128,134],"correct":[95,128],"correctli":[94,128],"corrospond":[104,106],"cost":43,"could":[130,139,141,142],"count":[13,26,65,141,142],"counter":[141,142],"cpat":30,"cpmpress":[53,54,55],"cpp":[49,50,51,52,53,54,55,77,132,133],"crear":98,"creat":[1,5,6,7,10,19,20,21,26,28,33,36,37,38,39,40,41,42,45,47,48,49,50,52,53,54,55,58,59,60,65,66,68,71,72,73,74,75,76,77,78,79,80,86,90,92,94,97,98,100,102,103,108,119,121,122,123,126,127,130,131,132,133,137,139,141,142,144,147,149,151,154],"create_c":[1,5,6,7,13,14,31,32,33,34,35],"create_cb_bu":[19,33,35,45,69,70,71,72,73,74,75,76,77,119],"create_child":14,"create_definit":[5,13,14],"create_fabric_kei":44,"create_feedthrough":[12,93,95,98],"create_feedthrough_multipl":[1,93,98],"create_feedthroughs_port":98,"create_ft_connect":[31,32,33,34,35,126],"create_ft_multipl":98,"create_ft_port":[31,32,33,34,35,98,126],"create_graph":[30,40,126],"create_grid_clb_bu":[19,33,35,45,69,70,71,72,73,74,75,76,77,119],"create_grid_clb_feedthrough":[45,70,119],"create_grid_io_bu":[19,33,35,45,69,70,71,72,73,74,75,76,77,119],"create_librari":[13,14,100],"create_mux_inst":13,"create_net":43,"create_parallel_feedthrough":6,"create_plac":[45,49,50,52,53,54,55,71,73,77,119,132,133,137],"create_port":[1,5,6,7,13,14,34,43],"create_sb_bu":[19,33,35,45,69,70,71,72,73,74,75,76,77,119],"create_shap":[49,50,52,53,54,55],"create_til":[54,55,72,74,75,76,77,119,122,123,138],"create_top_wrapp":[0,103],"create_unconn_wir":[1,6,8,10,12,14,31,32,34,95],"creation":[69,70,108,119,126,149],"crop":[126,127],"crop_edg":[28,37,126],"cross":[49,50,58,59,65,95,132,133,144],"crossbar":92,"csr":[66,67,68,79,140],"css":119,"csv":126,"ct":40,"cur":65,"current":[23,68,94,98,103,119,126,127,141,142,144],"cursor":[29,30,33,36,37,38,39,40,126],"cust_proj":19,"custom":[58,98,144],"custom_entri":119,"custom_modul":91,"custom_style_sheet":[49,50,52,53,54,55,75,77,144],"customis":[53,54,55],"custommodul":[19,33,35,66,67,68],"cut":[65,66,67,68,79,140],"d":[24,43,58,59,132,133,144],"d3":[0,95,144],"d60b00":119,"d9d9f3":[52,53,54,55,71,73,75,76,77],"data":[64,67,68,69,70,95,119,140,141,142],"databas":[132,133],"datafram":43,"datapath":[141,142],"ddd0b1":[52,53,54,55,71,73,76,77],"dead":65,"debug":[9,11,23,54,55,58,59,60,61,65,66,67,68,75,77,90,132,133,147],"decis":108,"declar":[141,142],"dedic":[132,133],"deepcopi":[36,37,38,39,40,52,53,54,55,77],"def":[7,18,19,21,22,24,30,31,32,33,34,35,40,43,45,49,50,51,52,53,54,55,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"def_nam":[54,55],"default":[20,28,29,49,52,58,64,71,73,76,77,96,97,98,99,101,103,104,105,106,107,125,126,127,132,133,141,142,144,154],"default_paramet":20,"defin":[106,127,141,142],"definit":[7,9,10,11,13,26,58,71,73,90,97,100,103,119,140,141,142,144,147,151],"definition_list":[33,35,66,67,68],"definition_nam":98,"definitionm":[141,142],"defint":[86,141,142],"defit":[58,59],"degre":126,"delai":40,"delimit":126,"demonst":[19,45,49,50,52,71,72,73,74,75,76,77],"demonstr":[0,1,5,6,7,10,13,14,17,20,23,24,26,28,29,33,43,46,53,54,55,56,59,62,63,64,65,66,79,86,90,130,139,147],"demostr":[8,12,22,30,51,60,61],"depend":[125,133],"deprec":71,"depth":14,"deriv":[20,91,125],"derive_sb_paramt":[49,50,52,53,54,55,132],"describ":[92,141,142],"descript":[141,142],"design":[2,3,7,9,11,12,20,26,36,37,38,39,50,56,57,68,78,80,86,90,91,93,108,119,122,126,128,137,144,147],"design_grid":[49,50,52,53,54,55,77,137],"design_instance_map":119,"design_nam":[18,20,21,44,49,50,52,53,54,55,71,73,77,128],"design_top_stat":[26,49,50,52,53,54,55,69,70,71,72,73,74,75,76,77,119],"desir":[28,29,141,142],"detail":[58,91,94,95,115,132,133,139,141,142,144,151],"detailig":132,"develop":[93,141,142],"devic":134,"df7861":[54,55],"dff":66,"dff_nr_en":14,"dfs_preorder_nod":[30,40],"diagon":[108,125],"dict":[34,98,102,106,132,133,134],"dict_kei":94,"dictionari":[98,102,106,119,132,134,141,142],"diff":65,"differ":[28,29,33,50,52,53,54,55,58,65,98,108,119,126,132,144],"difffer":65,"digon":119,"digraph":126,"dimens":[20,49,56,57,58,90,121,132,144,147],"dimension":[66,124,132],"diment":[128,137],"dir":[67,68],"direct":[1,5,6,7,13,14,34,43,58,98,106,119,121,125,126,127,141,142,144],"directli":[94,104,141,142],"directori":94,"disconnect":66,"disconnect_net":43,"disconnect_pin":66,"distanc":[58,125,144],"do":[98,104,141,142],"documen":92,"document":[95,100,132,133],"doe":[98,141,142],"done":[141,142],"dont":20,"dot":[30,40,66,67,68],"down":[28,37,38,126],"down_port":[33,126],"down_to":107,"download":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87],"downto":106,"dp":[91,128],"dp_setup":91,"draw":[24,30,40,43,64,66,67,68,79,127,141,142,144],"draw_connect":24,"draw_height":24,"draw_width":24,"driver":[98,107,121],"driver_channels_1":121,"driver_channels_2":121,"dry_run":98,"dryrun":98,"dsp":128,"due":95,"dummi":[5,24,32,95],"dump":[54,55,67,68],"dump_top_definition_port":[54,55],"duplic":[43,98],"duplicate_port":98,"dure":[20,33,35,93],"durignfloorplan":51,"dwg":[20,22,24,32,43,45,49,50,52,53,54,55,58,59,71,72,73,74,75,77],"dwg_main":[24,43],"dynam":4,"e":[58,59,65,66,126,132,133,144],"e6ba95":[72,74,75],"each":[1,6,33,40,43,50,51,58,64,65,66,69,70,73,75,79,98,102,108,119,121,125,126,127,132,134,139,141,142,144,151],"each_color":43,"each_fil":[69,70,72],"each_modul":26,"each_verilog":75,"each_wl":43,"eachinst":[69,70],"eachv":[67,68],"easi":134,"eatch":43,"ecccb2":20,"echo":[43,94],"edf":100,"edg":[58,64,66,67,68,79,94,98,144],"edge_nam":68,"edif":[93,100],"eight":92,"either":[125,141,142],"el":128,"element":[25,27,43,49,50,52,53,54,55,77,90,92,96,100,104,121,128,132,133,147,151],"elif":[36,39,67,68,71,73],"els":[24,30,33,34,36,38,39,43,60,66,68,79,98,141,142],"elseif":[141,142],"emb":33,"embed":[33,35,42,90,95,147],"empti":[18,21,98,100,102,106,128],"enabl":[14,17,94,108,126],"enable_file_log":[1,4,5,6,8,10,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"encod":[7,18,19,21,23,43,54,55,66,67,68,72,75],"encount":[141,142],"end":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,104,126,141,142],"endcelldefin":[23,84,141,142],"endif":[141,142],"endlin":[141,142],"endmodul":[7,23,34,81,82,84,85],"engin":[25,27,68,90,147],"enlarg":125,"ensur":[141,142],"entri":144,"enum":106,"enumer":[43,60,61,66,67,68,69,70,77,79,128],"enumerate_grid":[18,20,21,44,49,50,52,53,54,55,71,73,77,128],"enviro":95,"equal":[64,65,141,142],"error":[98,141,142],"essenti":[92,93,141,142],"et":128,"etc":[108,126,141,142],"evalu":79,"even":[20,141,142],"everi":[20,92],"eweight":[66,67,68,79,140],"exampl":[0,1,2,3,4,5,6,7,8,10,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,29,30,31,32,33,34,35,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,80,86,88,92,93,100,109,119,121,128,130,139,141,142,144,147],"example_design":[18,20,44],"example_fil":128,"except":[5,69,70,72,74,75,141,142],"exclus":[141,142],"execut":[11,16,27,42,48,57,63,79,80,88,94,128,147],"execution_log_fil":4,"exercis":[148,149,152,154,155,156,157,158],"exist":[91,92,93,95,98,121,141,142],"exist_ok":[68,69,70,72,74,75],"exit":[33,95,125],"exmapl":108,"expand":[0,1,6,13,14,125,126],"expect":[18,68,94,98,120,128,141,142],"experiment":[78,80,90,147],"explain":92,"explan":130,"explicit":[58,91,144],"export":[94,95],"extend":[28,29,96,97,98,99,101,102,104,105,106,107,151],"extendn":[130,131,132,136,137,138,139],"extens":[38,93,127],"extern":[49,52,66,67,68,71,73,76,77,79,98,132,141,142],"extra":[43,52,53,54,55],"extract":[43,47,48,65,90,119,121,125,126,139,147],"extract_configuration_ord":[46,48,147],"extract_info":121,"f":[7,18,19,21,26,30,31,32,33,34,35,36,39,40,43,45,49,50,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,132,133,144],"f3cfcf":66,"f_str":[66,67,68],"fabric":[36,37,38,40,47,48,50,78,80,90,91,92,115,132,139,147],"fabric_kei":44,"fabrickeygenccff":44,"factor":125,"fafafa":43,"fail":[141,142],"fals":[7,14,20,33,35,43,45,58,65,66,69,70,71,72,73,74,75,76,77,97,98,105,106,107,119,121,125,126,127,128,132,133,140,144],"famili":[49,50,51,52,53,54,55,75,77],"fan_in":5,"fan_out":5,"fanout":98,"featur":[15,25,41,62,78,93,95,142],"feedthough":[12,98],"feedthrough":[8,9,11,41,42,90,95,98,108,119,121,126,147,149],"feedtrhough":121,"feel":[141,142],"few":[52,53,54,55,98,141,142],"ffd39a":[54,55],"figur":[58,92,100,108,132,133,144],"file":[4,11,16,17,18,19,24,27,42,48,57,63,65,67,68,79,80,88,92,94,95,100,119,121,124,126,128,129,134,135,141,142,144,147],"file_out":[0,1,5,6,8,10,13,14,23,86,95],"file_ptr":19,"filenam":[4,14,17,20,23,26,43,44,49,50,52,53,54,55,58,59,60,61,65,66,67,68,72,74,75,79,119,121,126,128,131,140],"fill":[20,24,43,49,50,51,52,53,54,55,67,68,75,77,128,134],"filter":[19,33,35,45,67,68,69,70,71,72,73,74,75,76,77,98,144],"filter_c":[45,144],"filter_direct":[61,121],"final":[58,144],"find":[43,65],"find_connection_cost":43,"finish":[91,92],"first":[33,43,58,66,98,119,126,128,141,142,144],"firstpoint":[58,144],"fish":108,"fishbon":[28,29,127],"fishbone_pattern":[28,31,32,34],"fishbone_point":28,"fit":[52,53,54,55],"fix":[67,68,72,75,119,139],"fix_grid_pin_nam":119,"fixm":61,"fixtur":[148,149,152,154,155,156,157,158],"flag":[65,141,142],"flat":122,"flatten":[8,66,68,69,70],"flatten_inst":[8,66,67,68,69,70,98],"flattern":[66,67,68,69,70,98],"flexibl":93,"flip":[37,38,125,126],"flip_connect":125,"flipflop":92,"fllenam":[67,68],"float":[41,42,43,90,98,119,147],"floor":[24,49,50,51,52,53,54,55,71,73,132],"floorplan":[20,25,27,31,32,52,57,62,63,73,74,75,78,80,90,108,109,121,132,147],"floorplan_heterpgen":[52,53,54,55],"floorplan_visu":144,"floorplanviz":[32,45,49,50,51,52,53,54,55,58,59,66,71,72,73,74,75,76,77,109,144],"flop_modul":14,"florrplan":45,"flow":91,"fmt":60,"fn":[67,68],"fnmatch":[66,67,68],"fo":127,"focus":95,"follow":[32,43,58,66,72,74,75,79,86,92,94,95,98,100,108,119,125,126,132,133,142,144,151],"font":[49,50,51,52,53,54,55,75,77],"foreach_in_collect":43,"fork":[141,142],"form":122,"format":[0,54,55,60,61,65,66,67,68,93,98,121,126,140,141,142],"formatt":43,"found":[43,105,126,141,142],"four":[86,125],"four_bit_count":100,"fp":[18,23,32,43,45,49,50,52,53,54,55,58,59,66,67,68,71,72,73,74,75,77],"fpga":[20,25,27,35,41,42,44,45,49,50,52,53,54,55,66,68,69,70,71,73,74,75,76,77,78,80,90,91,93,119,121,124,126,127,128,137,139,147],"fpga16x16_k4n8_design_pnr":91,"fpga44_gsb":[60,61,65,66],"fpga44_task":[17,19,21,49,50,71,73,92],"fpga44_verilog":[19,92],"fpga4x4":[21,49,50,71,73],"fpga4x4_k4n8_design_pnr":91,"fpga4x4_k4n8_design_task":91,"fpga4x4_k4n8_design_verilog":91,"fpga66_flex":128,"fpga88_hetero_task":[52,53,54,55,77],"fpga8x8":[52,53,54,55,77],"fpga_arch":[17,128],"fpga_grid":[21,49,50,52,53,54,55,71,73,77,126,132,133,137],"fpga_height":[24,40,52,53,54,55],"fpga_siz":[75,133,137],"fpga_top":[19,21,26,33,41,42,45,49,50,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77,90,91,119,147],"fpga_width":[24,40,52,53,54,55],"fpgagridgen":[18,20,21,44,49,50,51,52,53,54,55,71,73,76,77,132,133],"fpv":[67,68,72,75],"fpw":21,"framework":93,"free":[141,142],"fro":98,"from":[0,2,3,5,7,8,9,10,11,13,14,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,48,49,50,51,52,53,54,55,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,80,86,88,90,91,94,95,98,104,108,119,121,124,125,126,127,128,132,139,140,141,142,144,147,149],"from_connect":125,"from_i":[125,126],"from_n":68,"from_point":39,"from_x":[125,126],"ft":[98,121],"ft_bufer":5,"fucntion":[97,119,126],"full":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86],"full_connect":125,"full_grid":[18,128],"full_nam":43,"fulli":92,"function":[15,25,33,35,41,62,67,78,93,94,98,103,109,119,120,121,132,141,142,144],"further":43,"g":[43,66,126,133],"galleri":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87,147],"ganeshgor":94,"gate":66,"gener":[0,2,3,4,5,7,8,9,10,11,13,14,15,17,19,21,23,24,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,71,73,74,75,76,77,78,79,80,86,87,90,95,109,119,121,122,124,126,128,137,141,142,144,147],"generate_edgelist":[64,67,68],"generate_fabr":92,"genrat":[28,29],"get":[54,55,66,67,68,73,75,92,95,106,119,128,141,142],"get_active_plugin":94,"get_area":132,"get_attr":[43,140],"get_bia":65,"get_block":[18,128],"get_cabl":[5,7,12,32,35,66,95],"get_cable_nam":98,"get_cel":43,"get_connectivity_network":[64,66,67,68,98],"get_definit":[7,13,14,19,23,26,32,34,54,55,58,59,66,67,68,69,70,71,72,73,74,75,77],"get_driv":107,"get_edge_list":79,"get_fishbon":[28,31,32,34,35,127],"get_funciri":[49,50,52,53,54,55,77],"get_height":[128,134],"get_hetero_column":134,"get_hetero_row":134,"get_html":144,"get_htre":[29,30,33,36,37,38,39,40,127],"get_i":126,"get_index":[96,99,104,150,155],"get_inst":[1,5,6,8,10,12,19,32,33,35,45,52,53,54,55,58,59,66,67,68,69,70,71,72,73,74,75,76,77,86,95],"get_label":[49,50,66,119],"get_layout":[17,134],"get_leaf_sum":[30,40],"get_nam":[7,54,55,66,68,69,70,140],"get_net":43,"get_nod":[66,67,68,79],"get_node_attribut":[66,67,68,79],"get_overutils_styl":[50,52,53,54,55,119],"get_pin":43,"get_pin_nam":98,"get_port":[7,14,32,34,43,45,54,55,58,66,67,68,75],"get_port_c":[5,102],"get_port_nam":98,"get_port_pin":102,"get_refer":126,"get_stat":[60,121],"get_svg":[32,45,49,50,52,53,54,55,58,59,71,72,73,74,75,77,144],"get_symbol":20,"get_symbol_of_inst":20,"get_til":139,"get_top_inst":[18,21,71,73,119,126,128],"get_top_instance_nam":[31,32,33,34,35,126],"get_verilog_index":[96,99,150],"get_weight":[79,98],"get_width":[128,134],"get_x":126,"get_x_i":[71,72,73,74,75],"getlogg":[1,4,5,6,8,10,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"git":94,"github":94,"given":[8,12,13,44,68,97,98,106,107,119,121,122,123,125,126,127,128,132,134,140,149],"glob":[19,21,26,33,35,45,49,50,51,52,53,54,55,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"global":[20,28,29,66,68,94,108,127],"go":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,95,119,126],"good":[141,142],"gpio":[120,133],"gpio_chan_i":133,"gpio_chan_x":133,"graph":[30,40,66,67,68,78,79,80,90,93,98,147],"graph_dot":[64,67,68,79],"graph_dot2":79,"green":[28,36,39,40,43,52,53,54,55,66,67,68,79,126],"grei":33,"grid":[19,21,25,26,27,33,35,45,49,50,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77,90,91,108,119,121,122,123,125,126,127,128,130,131,132,133,136,137,138,139,147],"grid_":119,"grid_bottom_in":119,"grid_bottom_out":119,"grid_clb":[19,26,33,35,45,49,50,52,53,54,55,69,70,71,72,73,74,75,76,77,115,119,132],"grid_clb_1__1_":[49,50],"grid_clb_1__2_":[49,50],"grid_clb_1__3_":[49,50],"grid_clb_1__4_":[49,50],"grid_clb_2__1_":[49,50],"grid_clb_2__2_":[49,50],"grid_clb_2__3_":[49,50],"grid_clb_2__4_":[49,50],"grid_clb_3__1_":[49,50],"grid_clb_3__2_":[49,50],"grid_clb_3__3_":[49,50],"grid_clb_3__4_":[49,50],"grid_clb_4__1_":[49,50],"grid_clb_4__2_":[49,50],"grid_clb_4__3_":[49,50],"grid_clb_4__4_":[49,50],"grid_clb_chan_i":133,"grid_clb_chan_x":133,"grid_clb_ratio":133,"grid_clb_util":133,"grid_color":[52,53,54,55,71,73,76,77],"grid_exampl":[6,83,146],"grid_h":39,"grid_height":40,"grid_i":[71,72,73,74,75,133],"grid_io":[19,20,33,35,44,45,69,70,71,72,73,74,75,76,77,119,128],"grid_io_bottom":26,"grid_io_left":26,"grid_io_list":119,"grid_io_right":26,"grid_io_top":26,"grid_left_in":119,"grid_left_out":119,"grid_modul":119,"grid_mult":54,"grid_mult_8":[52,53,54,55,77],"grid_mult_8_":54,"grid_mult_mid":54,"grid_mult_right":54,"grid_mult_right_mid":54,"grid_mult_right_top":54,"grid_mult_top":54,"grid_output":18,"grid_plan":[22,71,72,73,74,75],"grid_right_in":119,"grid_right_out":119,"grid_siz":137,"grid_top_in":119,"grid_top_out":119,"grid_w":39,"grid_width":40,"grid_x":[71,72,73,74,75,132,133],"gride":[22,31,32,34],"gridfloorplangen":[22,71,72,73,74,75,76,77,137],"gridio":[45,133],"group":[9,11,24,36,37,38,39,41,42,54,55,68,87,88,90,98,119,123,126,147],"group_ungroup_cel":[8,11,147],"gsb":[61,65,121],"gsb_xml":121,"guidelin":93,"h":[24,41,42,43,58,75,90,108,125,126,127,132,133,144,147],"h_chan":68,"h_conn":26,"ha":[18,86,128,141,142],"hand":[141,142],"handl":[141,142],"handler":[4,43,75],"happen":[141,142],"have":[20,40,94,98,104,141,142],"height":[18,24,29,30,32,33,36,37,38,39,45,49,50,58,59,71,72,73,74,75,122,123,127,128,132,133,134,144],"help":[98,141,142],"helper":109,"henc":20,"here":[43,92,100,108,134],"hetergen":[78,80,90,147],"hetero_color":[52,53,54,55],"heterogen":[39,56,57,90,120,134,147],"heterogeneous_fabr":[52,53,54,55,76,77],"heterogenes":134,"hier":43,"hierarch":[9,11,43,90,91,95,147],"hierarchi":[0,1,6,13,14,75,91],"higher":[67,68,78,80,90,98,106,147],"highlight":[29,43,50,119],"highlight_box":[52,53,54,55],"hmeti":79,"hold":[98,102,106,108,126],"hold_cursor":[36,37,38,126],"home":94,"homogen":[19,25,27,36,37,38,47,48,56,57,90,92,132,133,134,147],"homogeneous_fabr":[17,19,21,26,33,35,45,49,50,60,61,65,66,67,68,69,70,71,72,73,74,92],"homogeneous_k6n10_standalone_fabr":75,"homogeneu":50,"honor":132,"hook":[148,149,152,154,155,156,157,158],"horizont":[24,43,58,60,61,65,66,68,108,119,121,125,126,144],"how":[0,1,5,6,7,8,10,12,13,14,19,20,22,23,26,28,29,30,33,43,44,45,46,49,50,51,52,53,54,55,56,59,60,61,62,63,64,68,71,72,73,74,75,76,77,79,86,90,95,130,131,139,141,142,147],"howev":[130,139],"hterogen":[53,54,55],"html":[0,1,6,13,14,86,93,95,144],"htmlcompos":[0,1,6,13,14,86,95],"htree":[28,29,33,38,40,127],"htree_pattern":29,"htress":40,"http":94,"hwschemat":[0,95],"hyb_pat":[30,36,39],"hybrid":[41,42,90,147],"i":[0,4,18,19,20,22,24,32,33,35,38,39,40,43,45,49,52,53,54,55,58,64,65,66,67,68,69,70,71,72,73,74,75,76,77,91,92,93,94,95,97,98,100,101,104,105,106,107,108,115,119,120,122,125,126,127,128,130,132,133,134,139,141,142,144,148,151],"i_list":[69,70],"ibuf":5,"icc2":91,"icc2_custom_dp_script":91,"icc2_custom_pnr_script":91,"icc2_custom_project_dp_script":91,"icc2_custom_project_pnr_script":91,"icc2_dp_script":91,"icc2_pnr_script":91,"icc2_shel":91,"icv_in_design":91,"id":[20,24,36,37,38,39,40,43,52,53,54,55,75],"id_downto":106,"idea":[43,132,133,134,141,142],"ifdef":[141,142],"ifndef":[141,142],"ignor":[141,142],"illustr":[92,121],"imag":[20,58,65,73,144],"implement":[33,51,58,78,80,90,127,144,147],"implmenet":144,"import":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,93,94,95,100],"improv":43,"in0":[5,23,32,34,58,81,82,84,85,95],"in1":[23,58,81,82,84,95],"in3":[12,23,81],"in_0":32,"in_1":32,"in_2":32,"in_3":32,"in_edg":[67,68],"in_ft":84,"in_indx":68,"in_pin":[61,68,121],"includ":[19,66,93,128,141,142],"incom":[60,92,108,121,126],"incr":43,"increas":43,"increment":91,"incres":50,"indent":[20,22,28,29,30,31,32,33,34,35,36,37,38,39,40,43,45,49,50,52,53,54,55,58,59,67,68,71,72,73,74,75,77],"independ":[1,2,6,9,11,33,45,69,70,71,72,73,74,75,76,77,90,98,141,142,147],"index":[60,65,66,67,68,79,93,96,99,101,104,106,107,108,121,141,142],"index_x":21,"indic":[33,108,126,139,141,142],"individu":64,"indx":[43,60,66,67,68,77,98],"indx_i":21,"infer":59,"info":[1,4,5,6,8,10,17,18,19,20,21,26,33,35,43,44,45,49,50,51,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77],"infomr":119,"inform":[4,17,20,24,43,49,50,52,53,54,55,58,60,61,65,67,92,94,95,119,121,125,128,132,133,139,141,142,144],"init":[91,119],"init_design":91,"initi":[2,3,12,43,95,120,121],"initial_hetero_plac":[49,50,51,52,53,54,55,73,76,77,132],"initial_plac":[49,52,71,73,133],"initial_port":98,"initialis":[121,127,144],"inlin":[132,133],"inlineconstraint":[58,59,73,77,141,142],"inner":104,"inner_pin":104,"innerconnect":[97,148],"innerpin":[97,100,104,151],"inout":[106,141,142],"inpad":119,"inport":98,"input":[5,7,13,23,34,43,58,67,68,81,82,84,85,92,95,98,108,119,120,128,141,142,144],"input_bu":13,"inputs1":[67,68],"inputs2":[67,68],"inputs_w":13,"insert":[29,40,41,42,43,90,128,144,147],"insform":121,"inspect":98,"inst":[5,8,52,53,54,55,71,72,73,74,75,77],"inst1":[1,6,7,10,12,86,98],"inst11":6,"inst2":[1,6,10,12,86,95],"inst21":6,"inst3":86,"inst4":86,"inst_1":98,"inst_1_":[31,32,34],"inst_1_0":[1,5,6,8,10,12,58,59,81,84,86,95],"inst_1_1":[1,6,8,10,58,59,81,84,86],"inst_1_11":[6,34,82,85],"inst_1_12":[6,34,82,85],"inst_1_13":[34,85],"inst_1_14":[34,85],"inst_1_21":[34,82,85],"inst_1_22":[34,82,85],"inst_1_23":[34,85],"inst_1_24":[34,85],"inst_1_31":[34,85],"inst_1_32":[34,85],"inst_1_33":[34,85],"inst_1_34":[34,85],"inst_1_41":[34,85],"inst_1_42":[34,85],"inst_1_43":[34,85],"inst_1_44":[34,85],"inst_1__1":95,"inst_2":98,"inst_2_0":[12,58,59,81,86,95],"inst_2_1":[12,58,59,81,86],"inst_2_11":[6,82],"inst_2_12":[6,82],"inst_2_21":82,"inst_2_22":82,"inst_3_0":86,"inst_3_1":86,"inst_col":73,"inst_list":[1,6,52,53,54,55,73],"inst_n":98,"inst_nam":[0,54,55,71,73,103,154],"inst_tup_list":86,"insta":154,"instac":[62,63,90,147],"instal":[93,98],"instanc":[7,9,11,13,14,19,20,23,25,26,27,31,34,49,50,54,55,58,59,66,67,68,69,70,72,74,75,87,88,90,95,97,98,100,103,104,106,108,119,122,123,124,126,128,137,139,140,141,142,144,147,148,149,151],"instance1":23,"instance2":23,"instance_list":[52,53,54,55,59,68,69,70,98,122,123],"instance_nam":[5,98],"instances_list":98,"instances_list_tupl":98,"instanti":[141,142],"instead":[1,6,141,142],"instn":98,"int":[29,30,33,35,36,37,38,39,40,43,49,50,54,55,58,65,66,68,73,96,97,106,119,125,126,127,128,132,133,137,144],"intanc":[54,55],"integ":139,"intend":[95,141,142],"inter0":82,"inter1":82,"interact":[9,11,15,16,90,95,147],"interchang":[141,142],"interconnect":119,"interf":13,"interfac":134,"intermedi":[100,141,142],"intern":[84,97,98,122,141,142],"introduc":[15,25,41,62,78],"inv_buf_passg":19,"invalid":125,"invok":95,"involk":95,"io":[17,25,27,40,72,74,75,90,119,128,147],"io_0__1_":21,"io_0__2_":21,"io_0__3_":21,"io_0__4_":21,"io_1__0_":21,"io_1__5_":21,"io_2__0_":21,"io_2__5_":21,"io_3__0_":21,"io_3__5_":21,"io_4__0_":21,"io_4__5_":21,"io_5__1_":21,"io_5__2_":21,"io_5__3_":21,"io_5__4_":21,"io_bottom":[18,128],"io_bottom_1__0_":18,"io_bottom_2__0_":18,"io_bottom_3__0_":18,"io_bottom_4__0_":18,"io_bottom_in":119,"io_bottom_out":119,"io_left":[18,128],"io_left_0__1_":18,"io_left_0__2_":18,"io_left_0__3_":18,"io_left_0__4_":18,"io_left_in":119,"io_left_out":119,"io_right":[18,128],"io_right_5__1_":18,"io_right_5__2_":18,"io_right_5__3_":18,"io_right_5__4_":18,"io_right_in":119,"io_right_out":119,"io_top":[18,128],"io_top_1__5_":18,"io_top_2__5_":18,"io_top_3__5_":18,"io_top_4__5_":18,"io_top_in":119,"io_top_out":119,"ip":91,"ipin":[66,121],"ipin_l":121,"ipin_l_len":121,"ipynb":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86],"ir":[96,97,98,99,100,101,102,103,104,105,106,107,148,149,150,152,154,155,156,157,158],"is_buff":125,"is_connect":105,"is_downto":[33,45,69,70,71,72,73,74,75,76,77,97,98,106],"is_homogen":[17,134],"is_port_c":97,"is_scalar":[97,106],"isload":107,"isol":[67,68],"issu":[141,142],"ital":[49,50,51,52,53,54,55],"item":[26,34,54,55,68,73,106],"iter":144,"iterrow":43,"itertool":[7,19,33,35,45,66,69,70,71,72,73,74,75,76,77],"its":[20,58,126,144],"itself":144,"iupon":133,"j":[43,144],"join":[17,18,45,54,55,64,66,67,68,69,70,72,74,75],"json":[54,55,67,68,69,70],"json_graph":[67,68,79],"jupyt":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87],"just":[32,98,141,142],"k4_n8_openfpga":92,"k4_n8_tileabl":92,"k4n8":92,"k6_n10_openfpga":17,"k6_n10_tileabl":[17,21,49,50,52,53,54,55,71,73,77],"keep":[43,93],"kei":[34,47,48,52,53,54,55,65,77,90,94,134,141,142,147],"keyword":[119,141,142],"know":[141,142],"kwarg":[98,119],"l":[43,65,66,68,121],"l0":[33,60],"l0_patt":33,"l1":[33,60],"l1_patt":33,"l2":[33,60],"l2_patt":33,"l3":60,"l4":60,"l5":60,"l6":60,"l7":60,"l8":60,"l9":60,"label":[30,40,64,66,67,68,75,79,119],"lambda":[19,33,35,45,49,50,60,65,69,70,71,72,73,74,75,76,77,98,144,149],"languag":93,"larg":91,"larger":[13,18,91,141,142],"last":[58,126,144],"lat":43,"latch":43,"latch_loc":43,"latch_placement_dump":43,"later":[141,142],"latest":94,"lato":[49,50,51,52,53,54,55,75,77],"launch":[91,95],"launch_shel":[45,66,68,95],"layer":[41,42,90,126,147],"layout":[17,20,25,27,44,49,50,52,53,54,55,71,73,77,90,128,134,147],"layout_nam":134,"lb":[18,19,21,26,33,35,45,49,50,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77],"lbl":[60,68],"leaf_node_weight":[30,40],"learn":108,"left":[18,32,37,38,40,58,60,65,66,67,68,74,75,106,119,121,122,123,125,141,142,144],"left_":[132,133],"left_1":121,"left_bottom_grid_top_width_0_height_0_subtile_":119,"left_cby_h":[49,50,52,53,54,55],"left_cby_height":133,"left_cby_w":[49,50,52,53,54,55],"left_cby_width":133,"left_chan":65,"left_grid_right_width_0_height_0_subtile_":119,"left_pinmap":[65,66],"left_til":[72,74,75],"left_top_grid_bottom_width_0_height_0_subtile_":119,"left_tre":28,"left_width_0_height_0_subtile_":119,"legal":108,"len":[7,13,43,66,67,68],"length":[30,40,64,121,126,133,141,142],"less":68,"let":[141,142],"lev2_patt":36,"level":[4,19,33,35,38,40,45,54,55,69,70,71,72,73,74,75,76,77,91,108,119,124,125,126,127,132,133,144,154],"level0_patt":[36,37,39,40],"level0_pmanag":[36,37,39],"level1_patt":[36,37,38,39,40],"level1_pmanag":[36,37,38,39,40],"level2_patt":[36,37,39,40],"level2_pmanag":[36,37,39,40],"level3_patt":[36,37,39],"level3_pmanag":[36,37,39],"levelnam":43,"librari":[0,5,13,14,15,19,25,28,29,54,55,66,79,91,94,100,119,122,123,130,131,136,138,139,141,142,151],"like":[13,28,29,93,94,95,100,108,120,122,141,142],"line":[13,24,43,49,139,141,142],"linear":43,"lineno":43,"linewidth":[60,61,65],"link":95,"list":[7,13,19,36,37,38,39,40,54,55,66,67,68,69,70,73,75,79,92,94,98,108,119,121,122,123,124,126,128,133,134,137,139,140,141,142],"live":95,"load":[69,70,94,95,98,107,126],"load_grid":[21,49,50,52,53,54,55,71,73,77],"load_netlist_by_nam":[0,1,5,6,8,10,12,13,14,31,32,34,58,59,64,86,95],"load_point":126,"load_points_from_svg":126,"loadtool":91,"loc_i":[32,49,50,58,59,71,72,73,74,75,144],"loc_x":[32,49,50,58,59,71,72,73,74,75,144],"local":94,"locat":[43,58,98,119,121,126,128,144],"locatt":65,"log":[1,5,6,8,9,10,11,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77,90,147],"log_level":[1,4,5,6,8,10,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"logger":[1,4,5,6,8,10,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"logic":[17,18,24,78,80,90,92,128,147],"logic_block":26,"longer":126,"look":[95,141,142],"love":[141,142],"lower":[68,97,106],"lower_index":[97,106,107],"lowest":40,"lr":[66,67,68],"lsit":128,"lut":92,"m":[24,49,50,52,53,54,55,94,128],"made":[98,100,125,141,142],"mai":[132,141,142],"main":[18,19,21,22,24,40,43,45,49,50,51,52,53,54,55,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77,122,123,141,142],"main_def":[54,55,59],"main_fram":43,"mainli":95,"maintain":[141,142],"mainthread":[4,17],"make":[52,53,54,55,92,108,126,141,142],"make_instance_uniqu":[52,53,54,55,98],"make_top_connect":[28,126],"makefil":91,"manag":120,"mani":[64,141,142],"manipul":[95,122,129,135],"map":[18,25,27,31,33,35,65,66,67,68,90,92,98,108,119,121,124,126,130,134,137,139,147],"margin":[28,29,49,50,121,132,133],"marker":[20,43,49,126,128,137],"match":[141,142],"math":[24,43,49,50,51,52,53,54,55,71,73],"matplotlib":[30,40,64,67,68,79],"matric":18,"matrix":[18,108,139],"max":[24,43,68,126],"max_depth":75,"max_dist":126,"max_pt":43,"mb":[11,16,27,42,48,57,63,80,88,147],"mcu":[18,20],"mcu_1__1_":[18,20],"mean":[92,141,142],"meanwhil":94,"mem":[11,16,19,27,42,43,48,57,63,67,68,80,88,147],"member":98,"membership":[66,79],"memeori":[78,80,90,147],"memeroi":43,"memori":[19,47,48,90,100,147],"memory_bank_protocol":43,"merg":[9,11,28,29,30,31,32,33,34,35,36,37,38,39,40,54,55,62,63,67,68,72,74,75,87,88,90,98,108,119,120,122,123,126,147],"merge_all_grid_io":[33,35,49,50,52,53,54,55,69,71,72,73,74,75,76,77,119],"merge_and_upd":[122,123],"merge_and_update_wrapp":123,"merge_inst":[10,11,54,55,68,69,70,73,93,98,147],"merge_inter_hetero_rout":[54,55],"merge_list":119,"merge_multiple_inst":[54,55,59,69,70,73,86,98],"merge_port":7,"merge_routing_modul":[69,70],"merge_symbol":20,"merge_wl_bl_port":75,"merged_inst_2_0":59,"merged_inst_2_1":59,"merged_modul":10,"merged_module_instance_0":10,"merged_port":7,"messag":[4,43],"meta":[141,142],"metadata":[141,142],"methd":125,"method":[18,19,22,33,43,49,50,51,52,53,54,55,73,79,96,97,98,99,101,102,103,104,105,106,107,119,121,125,126,127,128,130,131,132,133,134,136,137,138,139,144,148,149,150,152,154,155,156,157,158],"methodnam":[148,149,150,152,154,155,156,157,158],"methodologi":91,"meti":[66,67,68,69,70,79,140],"metric":18,"micro_benchmark":91,"mid11":82,"mid12":82,"mid21":82,"mid22":82,"mid_out":23,"middl":[38,40],"mimic":[141,142],"min":43,"min_pt":43,"minconn":[66,67,68,79],"mind":93,"mini":24,"minim":122,"minimum":[127,141,142],"mix":[52,53,54,55],"mkdir":[68,69,70,72,74,75],"mode":[7,52,53,54,55,95],"modif":[93,95,122],"modifi":[20,104,121,141,142],"modul":[0,1,2,3,5,6,7,8,13,14,20,25,27,33,34,35,40,43,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77,81,82,84,85,90,91,93,94,98,119,120,121,122,126,128,132,133,139,144,147,154],"module1":[1,6,7,32,34,58,59,81,82,84,85,86],"module2":[58,59,81,82,84,86],"module2_0":84,"module2_1":84,"module3":86,"module_fin":132,"module_nam":[73,141,142],"module_partit":68,"module_shap":[49,50,52,53,54,55,77,132],"module_shapes_fin":132,"more":[9,11,32,90,92,94,95,108,141,142,147],"most":[128,141,142],"move":126,"move_cursor_i":126,"move_cursor_x":[37,38,126],"move_i":[29,30,33,36,37,38,39,40,108,126],"move_x":[36,37,38,39,40,108,126],"much":[141,142],"mult":[52,53,54,55],"mult_col":[52,53,54,55],"mult_mid":[54,55],"mult_right":[54,55],"mult_right_mid":[54,55],"mult_right_top":[54,55],"mult_top":[54,55],"mult_w_delta":[53,54,55],"multipi":125,"multipin":[2,3],"multipl":[9,11,58,65,67,68,72,75,87,88,90,98,108,123,127,132,133,141,142,144,147],"multiplex":[15,16,147],"must":98,"mux":[13,14,19,65,66,67,68,121],"mux2":13,"mux2to1":13,"mux4":13,"mux_dictionari":13,"mux_siz":13,"my_in":[141,142],"my_out":[141,142],"n":[18,19,21,43,49,54,55,60,64,66,67,68,127,128],"n_cut":[66,79],"name":[1,6,7,13,14,19,26,31,33,34,35,43,45,54,55,66,67,68,69,70,71,72,73,74,75,76,77,95,97,98,102,103,106,119,121,126,128,134,140,149,154],"name_map":119,"namedtemporaryfil":[67,68,72,75],"nbottom":60,"ncut":[66,67,79],"need":[32,73,77,92,98,121,123,130,141,142],"neighbor":[120,122],"neighbour":119,"nested_hierarchi":[5,8,10,83,146],"net":[9,11,19,33,35,43,45,68,69,70,71,72,73,74,75,76,77,90,95,98,108,119,147],"netlist":[1,5,6,7,8,9,10,11,12,13,14,19,20,23,31,32,33,34,35,45,46,56,58,59,65,66,67,68,69,70,72,74,75,78,79,80,86,90,93,94,95,100,119,120,122,123,126,130,131,132,133,136,137,138,139,141,142,147],"netlistsvg":[0,1,6,13,14,19],"netlsit":[141,142],"netowrkx":[64,98,140],"networksx":126,"networkx":[30,40,66,67,68,78,79,80,90,98,126,140,147],"never":[141,142],"new":[1,6,7,10,69,70,98,103,121,126,141,142,154],"new_cabl":[7,98],"new_cable_nam":98,"new_def_nam":[54,55],"new_definition_nam":[10,54,55,59,68,69,70,73,86,98],"new_instance_nam":[10,68,69,70,98],"new_mcu_modul":20,"new_module_nam":[54,55],"new_nam":[26,98],"new_port":[7,98],"new_port_nam":7,"newli":[59,86,98],"newmodul":59,"newport":98,"next":[1,5,6,7,8,10,12,13,14,19,23,26,32,33,34,35,45,52,53,54,55,58,59,66,67,68,69,70,71,72,73,74,75,86,95,126],"nforamt":119,"nic30":[0,95],"ninstanc":31,"niter":[66,67,68,79],"nleft":60,"nmodul":31,"no_driv":98,"no_load":98,"no_valu":[141,142],"no_value_2":[141,142],"node":[30,40,64,66,67,68,79,98],"node_indx":[67,68],"node_lbl":[30,40],"node_link_data":68,"node_nam":[66,67,68,79],"non":[30,141,142],"none":[7,21,24,32,43,49,50,52,53,54,55,60,65,66,67,68,71,73,77,97,98,102,103,104,106,107,119,121,126,127,128,132,133,134,137,139,140,148,150,152,154,155,157,158],"noprint":121,"notabl":[141,142],"note":[13,126,141,142],"notebook":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87],"noth":[141,142],"notimpl":[1,2,3,6,46,127],"notimplementederror":5,"notimplementedyet":51,"np":[43,60,61,65,66],"nright":60,"ntop":60,"number":[43,52,53,54,55,58,65,75,97,101,106,107,121,127,132,133,134,139,141,142,144],"numer":[141,142],"numpi":[43,60,61,65,66],"nx":[30,40,64,66,67,68,79,126],"nx_agraph":66,"nx_pydot":[30,40,64,66,67,68,79],"nxm":128,"o":[2,3,17,32,34,45,46,60,61,65,66,67,68,69,70,72,74,75,76,77,95,141,142],"object":[19,21,26,33,35,45,49,50,52,53,54,55,58,66,69,70,71,73,74,76,77,98,102,104,109,121,126,127,140,144],"objtyp":[66,67,68,79],"obtain":[43,45,69,70,72,74,75,95],"obuf":5,"occasion":[141,142],"odd":[24,38],"of_object":43,"off":60,"offset":[32,45,52,53,54,55,58,121,144],"offset_i":[22,71,72,73,74,75,132],"offset_x":[22,71,72,73,74,75,132],"onc":94,"one":[9,11,38,90,94,98,106,125,126,141,142,147],"onl":119,"onli":[18,38,58,72,74,75,93,95,98,108,141,142,144],"opac":[20,29,36,37,38,39,40,43],"open":[0,7,18,19,21,23,43,54,55,66,67,68,69,70,72,75,95],"openfpga":[19,20,21,26,27,33,35,45,49,50,51,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77,90,109,122,132,137,147],"openfpga_arch":[17,24,109,128,134],"openfpga_bas":[20,120,147],"openfpga_clock_tre":147,"openfpga_config":147,"openfpga_config_gener":136,"openfpga_floorplan":147,"openfpga_rend":147,"openfpga_til":[65,73,147],"openfpgaphysicaldesign":91,"oper":[62,63,90,108,127,141,142,147],"opin_b":121,"opin_bottom":61,"opin_l":121,"opin_l_b":121,"opin_l_b_len":121,"opin_l_len":121,"opin_l_t":121,"opin_l_t_len":121,"opin_left":61,"opin_r":121,"opin_right":61,"opin_t":121,"opin_top":61,"opins_1":121,"opposit":65,"optim":[25,27,43,50,75,78,80,90,91,98,147],"optimis":98,"option":[28,31,32,34,35,43,58,66,67,68,79,98,132,133,140,144],"optpin":[23,54,55,69,70,98],"optwir":98,"orang":[36,39],"order":[43,47,48,90,98,132,147],"ordereddict":[54,55],"orient":[125,126],"origin":[28,31,32,34,43,58,92,95,128,130,139,141,142,144],"osid":68,"other":[38,93,97,98,134,141,142],"otherwis":[106,141,142],"our":[40,141,142],"out":[1,5,6,13,14,23,31,32,34,58,81,82,84,85,98,106,126,132,141,142],"out0":[5,32,34,58,81,82,84,85],"out1":82,"out_0":32,"out_1":32,"out_2":32,"out_3":32,"out_degre":[30,40],"out_ft":[5,84],"out_pin":121,"out_wir":[5,13],"outer":[102,104],"outerpin":[100,102,151],"outgo":[60,108,121,126],"outlin":115,"outpad":119,"outport":98,"output":[4,5,13,18,23,26,28,29,30,34,43,67,68,81,82,84,85,94,98,108,119,121,128,141,142],"output1":[8,10,12,40],"output2":12,"output_w":13,"outputs1":[67,68],"outputs2":[67,68],"outsid":[108,126,141,142],"over":[50,144],"over_util":[49,50,51,52,53,54,55,75,77],"overall_util":133,"overrid":[98,132,133],"overwrit":[91,132,133],"p":[19,33,35,45,66,67,68,69,70,71,72,73,74,75,76,77,141,142],"p1":[66,67,68],"p2":[66,67,68],"p_manag":[28,29,31,32,33,34,35,36,38,39,40],"packag":[93,94],"padfil":133,"page":[93,95,144],"pair":[98,119,141,142],"palett":[43,77],"pan":144,"panda":43,"parallel":[141,142],"paramet":[58,92,97,98,102,103,106,107,119,121,122,123,125,126,127,128,132,133,139,140,144],"parameter":132,"paramter":[132,133],"parent":[58,68,69,70,72,74,75,101,107,144],"pars":[7,23,24,25,27,67,68,72,75,90,100,121,134,141,142,147],"parser":[93,100,120,141,142],"part":[4,66,68,69,70,92,104,141,142],"part02":[78,80,90,147],"part1":[66,67,68,79],"part2":[66,67,68,79],"part_graph":[66,79],"partit":[68,69,70,80,90,147],"partitioning_experi":[79,80,147],"parts_fil":[69,70],"pass":[1,5,6,66,67,68,71,73,92,98,119,140],"passthrough":5,"pastel":77,"path":[2,3,17,24,32,34,45,46,60,61,65,67,68,69,70,72,74,75,95,121,122],"pathlib":[68,69,70,72,74,75],"pattern":[31,32,33,34,35,36,37,38,39,41,42,49,50,52,53,54,55,65,77,90,109,119,120,126,127,147],"patternunit":[49,50,52,53,54,55,77],"pb_type":[17,134],"pd":43,"per":[68,92],"perform":[19,20,56,58,66,93,95,98,107,122,126,129,135,144],"perhap":[141,142],"peripheri":[119,128,134],"perticular":[53,54,55],"pformat":67,"phase":91,"physic":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,94,95,96,97,98,99,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158],"pin":[1,5,6,7,9,11,13,14,19,25,27,33,35,41,42,45,47,48,58,60,66,67,68,69,70,71,72,73,74,75,76,77,90,98,100,104,106,107,108,119,121,141,142,144,147,151],"pin_i":[66,67,68],"pin_label":121,"pin_map":[98,121],"pin_nam":98,"pin_name_to_numb":66,"pin_opt":23,"pinmap":[60,65,66,121],"pip":94,"pitch":[132,133],"place":[43,49,52,58,59,68,71,73,76,77,91,126,128,144],"place_opt":91,"place_out":91,"place_pin":119,"placement":[47,48,49,50,53,54,55,56,57,58,62,63,71,73,76,77,90,91,108,119,120,137,144,147],"placement_cr":[45,49,50,52,53,54,55,71,73,77],"placementdb":133,"placementdbkei":133,"placment":[43,49,119],"plan":[20,71,72,73,74,75,108],"planner":132,"platform":36,"pleas":[92,94,95,108],"plt":[30,40,64,67,68,79],"plugin":[94,95],"pmap":121,"png":[30,40,66],"pnr":91,"pnr_setup":91,"point":[24,28,29,31,32,35,36,37,38,39,40,49,50,52,53,54,55,58,59,65,71,72,73,74,75,98,108,119,125,126,127,128,132,144],"poli":[132,133],"polici":95,"pop":[52,53,54,55],"popul":92,"port":[1,2,6,9,11,13,19,33,34,35,45,54,55,58,64,66,67,68,69,70,71,72,73,74,75,76,77,90,92,95,97,98,100,102,103,104,108,119,126,140,144,147,148,149,151,158],"port_":66,"port_map":[103,154],"port_nam":[98,126],"port_sequ":7,"portmap":[34,54,55],"posit":[121,126],"possibl":[106,141,142],"post":[54,55,79,98],"power":91,"pprint":[32,34,35,66,67,68,69,70],"pre":[25,27,43,54,55,59,78,80,90,127,147],"pre_releas":94,"preced":[141,142],"prefix":[54,55],"prepar":[33,35],"prepare_graph_from_nx":[79,140],"prepare_netlist":[67,68],"present":[128,141,142],"presum":[141,142],"pretti":[20,22,24,28,29,30,31,32,33,34,35,36,37,38,39,40,43,45,49,50,52,53,54,55,58,59,71,72,73,74,75,77],"previous":[141,142],"primari":[108,134],"primit":[19,141,142],"print":[2,3,7,13,17,18,24,31,32,33,34,35,43,46,51,60,61,64,65,66,67,68,69,70,73,77,79,94,121,126,128,139],"print_configuration_bit_matrix":[75,139],"print_grid":[18,128],"print_head":[60,121],"print_instance_grid_map":[31,32,34,126],"print_partition_info":[67,68],"print_port_stat":126,"print_reference_grid_map":[31,32,34,126],"problem":[43,141,142],"process":93,"prog_clk":[66,67,68],"prog_reset":[66,67,68],"program":19,"proj":[19,21,26,33,35,45,49,50,52,53,54,55,60,65,66,67,68,69,70,71,72,73,74,75,76,77],"project":[0,92,95],"project_1_directori":91,"project_2_directori":91,"prop":[73,77],"properti":[32,45,49,50,58,59,71,72,73,74,75,77,96,97,98,99,102,103,104,105,106,108,119,125,126,127,134,139,140,144,155],"protocol":[43,78,80,90,120,147],"provid":[17,24,49,52,68,71,73,76,77,92,95,97,98,108,119,120,121,126,128,132,133,134,144],"proxi":119,"pt":[33,36,37,38,39,43,71,73],"ptint":35,"pts2":37,"pts2_copi":38,"pts2_cp":37,"pts3":38,"pts3_copi":38,"pts4_copi":38,"pts_copi":38,"pts_cp":37,"pull":[37,126,141,142],"pull_connection_up":[28,33,36,37,38,39,126],"pure":[93,141,142],"purpos":91,"push":[37,38,126],"push_connection_down":[28,33,36,37,38,39,126],"put":[141,142],"py":[0,1,2,3,4,5,6,7,8,10,11,12,13,14,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,48,49,50,51,52,53,54,55,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,80,86,88,128,147],"pydot":[66,67,68,79],"pymeti":[66,79],"pyplot":[30,40,64,67,68,79],"python":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87,93,95,96,99,100,104,128],"python3":94,"q":66,"quiet":[43,98,119],"r":[43,49,50,52,53,54,55,65,67,68,72,75,77,121,133],"r0":60,"r1":60,"r2":60,"r3":60,"r4":60,"r5":60,"r6":60,"r7":60,"r8":60,"r9":60,"rais":98,"ram9k":128,"random":43,"rang":[18,21,24,29,30,32,33,35,36,37,38,39,40,43,52,53,54,55,65,66,68,71,72,73,74,75,126],"rank":[67,68],"ratio":133,"rb":73,"rb_":73,"read":[17,19,33,35,45,66,67,68,72,75,92,95,121,141,142],"read_csv":43,"readlin":[67,68,72,75],"readwrit":[67,79],"realli":[141,142],"rebuild":134,"receiv":43,"recommend":91,"rect":[29,36,37,38,39,40,43,49,50,52,53,54,55,58,59,66,72,74,75,132,144],"rectangl":[58,144],"rectangular":[20,37,58,144],"rectilinear":[58,144],"red":[24,29,30,33,36,37,38,39,40,43,49,50,52,53,54,55,66,67,68,77,79,126],"redner":144,"redund":126,"refer":[1,5,6,8,10,12,13,14,19,26,31,32,33,34,35,45,54,55,58,59,64,69,70,71,72,73,74,75,76,77,86,92,93,95,98,108,126,132,133],"referenec":126,"refnam":[72,74],"regener":64,"regex":119,"region":[43,141,142],"regist":[66,119],"register_config_gener":[45,75,119],"register_placement_cr":[49,50,52,53,54,55,71,73,77,119],"register_tile_gener":[54,55,72,74,75,76,77,119],"regress":93,"regular":[78,80,90,147],"relabel":[67,68],"relat":[93,94,95,120],"releas":[36,91,94,126,141,142],"release_cursor":[36,37,126],"release_root":[18,21,44,49,50,52,53,54,55,71,73,77,128],"remain":98,"remark":91,"remov":[7,19,39,40,66,68,69,70,72,73,74,75,98,119,127],"remove_bl_wl_lin":75,"remove_c":[7,66,98],"remove_child":19,"remove_children_from":66,"remove_config_chain":[19,33,35,45,69,70,72,74,75,119],"remove_direct_interc":[33,35,119],"remove_edges_from":[67,68],"remove_net":43,"remove_nod":[67,68],"remove_nodes_from":[67,68],"remove_point":[39,40],"remove_port":[7,43,66,98],"remove_unconn":98,"remove_undriven_net":[19,33,35,45,69,70,72,74,75,119],"renam":[25,27,90,147],"rename_modul":[26,27,147],"rename_modules_map":26,"render":[0,5,20,25,27,49,52,54,55,63,65,66,71,72,73,74,75,76,77,79,90,94,119,120,126,127,128,144,147],"render_connection_box":[60,65,66,121],"render_floorplan":119,"render_grid":[22,49,50,52,53,54,55,71,72,73,74,75,77],"render_ipin":[65,66],"render_layout":[20,44,128],"render_pattern":[28,29,30,31,32,33,34,35,36,37,38,39,40,126,127],"render_plac":43,"render_svg":44,"render_switch_pattern":[60,65,66,121],"renderfpga":[25,27,90,147],"repeat":[30,115,127],"repect":127,"replac":[69,70,73,86],"replica":91,"repo":94,"report":[60,121],"report_connect":[61,121],"report_incoming_channel":[60,121],"report_ipin":[61,65,66,121],"report_outgoing_channel":[60,121],"repositori":[141,142],"repository_root":92,"repres":[58,64,93,98,100,108,141,142,144],"represent":[64,98,100,141,142],"representng":127,"represet":[18,25,27,90,147],"request":[141,142],"requir":[13,91,92,108,130,132,139],"rerout":92,"reset":[12,14,28,41,42,52,53,54,55,90,126,127,147],"reset_c":35,"reset_conn_patt":35,"reset_level":126,"reset_wir":35,"resourc":[68,95],"respect":[58,107,144],"restructur":[43,46,90,91,93,95,119,130,139],"result":[59,141,142],"return":[7,30,31,32,33,34,35,40,43,54,55,60,65,66,67,68,96,97,98,99,101,102,103,104,106,107,119,125,126,127,128,132,134,139,140,144],"return_group":[49,50,52,53,54,55,71,72,73,74,75,77],"reus":98,"reuser":[1,6],"revers":[7,54,55,97,107,125],"right":[32,37,38,45,52,53,54,55,58,60,65,67,68,106,115,121,122,123,125,126,128,132,141,142,144],"right_":133,"right_bottom_grid_top_width_0_height_0_subtile_":119,"right_cby_h":[49,50,52,53,54,55],"right_cby_height":133,"right_cby_w":[49,50,52,53,54,55],"right_cby_width":133,"right_chan":65,"right_grid_left_width_0_height_0_subtile_":119,"right_til":[72,74,75],"right_top_grid_bottom_width_0_height_0_subtile_":119,"right_tre":28,"right_width_0_height_0_subtile_":119,"root":[30,121,127],"rotat":[28,29,36,39,40,108,126],"round":43,"rout":[19,21,26,28,29,33,35,43,45,49,50,52,53,54,55,58,60,65,66,67,68,69,70,71,72,74,75,76,77,78,80,90,91,120,128,144,147],"route_auto":91,"route_opt":91,"routin":61,"routingrend":[60,65,66,109],"row":[38,43,53,54,55,128,134,139],"row1":[32,34,85],"row2":[32,34,85],"row3":[32,34,85],"row4":[32,34,85],"rpt":91,"rpt_file":[54,55],"rudimentari":[141,142],"rule":[127,141,142],"run":[0,1,5,6,8,10,13,14,23,66,67,68,79,86,91,92,94,95,119,127],"run_meti":[66,67,68,79,140],"runopenfpga":92,"runtest":[148,149,150,152,154,155,156,157,158],"s_param":[77,132],"same":[1,6,20,40,98,100,125,141,142],"sampl":[28,29,43,92,93,126],"sample_connect":[28,126],"saniti":[141,142],"save":[45,60,67,68,69,70,72,74,75,119,121],"save_fabric_kei":44,"save_graph":[67,68],"save_netlist":[19,45,69,70,72,74,75,119],"save_paritioned_graph":68,"save_partitioned_graph":68,"save_shaping_data":[49,50,72,74,75,119],"savea":[20,22,24,28,29,30,31,32,33,34,35,36,37,38,39,40,43,45,49,50,52,53,54,55,58,59,71,72,73,74,75,77],"sb":[18,33,35,45,60,61,65,69,70,71,72,73,74,75,78,80,90,119,122,123,147],"sb11_gsb":66,"sb_":[19,33,35,45,52,53,54,55,61,69,70,71,72,73,74,75,76,77],"sb_0__0_":[18,21,26,49,50],"sb_0__1_":[18,21,26,49,50],"sb_0__2_":[18,21,49,50],"sb_0__3_":[18,21,49,50],"sb_0__4_":[18,21,26,49,50],"sb_0__8_":77,"sb_1__0_":[18,20,21,26,49,50,52,53,54,55],"sb_1__1_":[18,21,26,49,50,52,53,54,55,60,65,66,69,70,77],"sb_1__1_new":[69,70],"sb_1__2_":[18,20,21,49,50,52,53,54,55,77],"sb_1__3_":[18,21,49,50],"sb_1__4_":[18,21,26,49,50],"sb_1__8_":[52,53,54,55,77],"sb_2__0_":[18,21,49,50,52,53,54,55,77],"sb_2__1_":[18,21,49,50,52,53,54,55,77],"sb_2__2_":[18,21,49,50,52,53,54,55,77],"sb_2__3_":[18,21,49,50],"sb_2__4_":[18,21,49,50],"sb_2__8_":[52,53,54,55,77],"sb_3__0_":[18,21,49,50,52,53,54,55,77],"sb_3__1_":[18,21,49,50,52,53,54,55,77],"sb_3__2_":[18,21,49,50],"sb_3__3_":[18,21,49,50],"sb_3__4_":[18,21,49,50],"sb_3__8_":[52,53,54,55,77],"sb_4__0_":[18,21,26,49,50],"sb_4__1_":[18,21,26,49,50],"sb_4__2_":[18,21,49,50],"sb_4__3_":[18,21,49,50],"sb_4__4_":[18,21,26,49,50],"sb_7__1_":[52,53,54,55],"sb_8__0_":77,"sb_8__1_":[52,53,54,55,77],"sb_8__2_":[52,53,54,55,77],"sb_8__8_":[54,77],"sb_bottom_l_in":119,"sb_bottom_r_in":119,"sb_color":[52,53,54,55,71,73,76,77],"sb_left_b_in":119,"sb_left_t_in":119,"sb_render":[60,61,65,66,109],"sb_right_b_in":119,"sb_right_t_in":119,"sb_top_l_in":119,"sb_top_r_in":119,"sb_util":133,"sc_grid":[49,50,52,53,54,55],"sc_height":[49,50,51,52,53,54,55,58,77,132,133,144],"sc_verilog":91,"sc_width":[58,144],"scalabl":93,"scalablehetero":20,"scalar":[8,12,98,106],"scale":[24,28,29,49,50,51,52,53,54,55,60,65,72,74,75,119,121,125,126,127,132,133],"scale_connect":125,"scalei":[58,144],"scalex":[58,144],"scan_chain":66,"schemat":[0,19,31,32,95],"scheme":[20,122],"screen":119,"script":[43,49,52,58,67,68,71,73,76,77,91,92,93,130,139,144],"sdc":91,"sdn":[1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,21,23,26,31,32,33,34,35,36,37,38,39,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,86,94,95,98,100,119,126,137],"sdn_verilog_assign":[141,142],"sdn_verilog_assignment_":[141,142],"sdn_verilog_netlist_top":34,"sdnphy":[0,1,2,3,5,6,8,10,12,13,14,31,32,34,35,46,58,59,64,86,95],"sdnphy_mib":147,"seaborn":[43,77],"search":[93,126],"search_from_point":[39,40,126],"search_point":126,"search_to_point":[36,37,38,39,126],"second":[141,142],"section":[18,32,72,74,75,95,108,121,134,141,142],"see":[141,142],"seed":43,"seek":[67,68,72,75],"select":[13,134],"select_c":13,"select_w":13,"self":[7,97,107,121,126,128,132],"selfloop_edg":[67,68],"sens":[141,142],"sep":43,"separ":[0,95],"seq":65,"sequenc":[1,6,25,27,43,58,90,92,130,139,144,147,148,158],"sequence_bl":43,"sequence_wl":43,"sequenti":132,"seri":95,"set":[4,24,40,43,49,51,52,53,54,55,58,59,68,77,91,106,108,122,126,134,139,141,142,144,148,149,152,154,155,156,157,158],"set_color":[28,33,36,37,38,39,40,66,79,126],"set_column_width":[22,53,54,55,71,73,74,75],"set_cursor":126,"set_label":79,"set_layout":134,"set_printopt":[60,61,65],"set_rankdir":[66,67,68],"set_row_height":[22,71,73,74,75],"set_shap":66,"set_top_inst":[13,14],"set_wl_distribut":[75,139],"setformatt":43,"setlevel":[4,75],"setup":[106,148,149,150,152,154,155,156,157,158],"sever":[141,142],"sh":91,"sh_post_clock_opt_script":91,"sh_post_icv_in_design_script":91,"sh_post_init_design":91,"sh_post_place_opt":91,"sh_post_route_auto_script":91,"sh_post_route_opt_script":91,"sh_pre_clock_opt_script":91,"sh_pre_icv_in_design_script":91,"sh_pre_init_design":91,"sh_pre_place_opt":91,"sh_pre_route_auto_script":91,"sh_pre_route_opt_script":91,"shape":[20,40,43,49,50,52,53,54,55,58,59,65,71,73,76,77,119,132,133,144],"shapingconf":[132,133],"share":[95,141,142],"shell":[45,66,68],"shift":[66,125],"shift_in":14,"shift_out":14,"short":[98,126],"short_point":39,"short_through":[37,39,126],"shortcut":[92,95],"should":[1,6,98,141,142],"show":[44,58,65,66,95,100,108,119,131,141,142,144],"show_graph_stat":[67,68],"show_placement_data":[49,50,52,53,54,55,71,73,77,119],"show_stat":[32,34,35,126],"show_utilization_data":[49,50,72,119],"shown":[95,108,119,122,133],"side":[30,32,38,45,52,53,54,55,58,60,66,68,119,121,122,127,141,142,144],"side2":[58,144],"sign":[141,142],"signal":[20,28,29,66,67,68,108,126],"signal_c":126,"significantli":108,"similar":[141,142],"simpl":[20,45,58,79,100,144,154],"simpler":[141,142],"simplest":[141,142],"simpli":[141,142],"simplifi":[32,78,80,90,93,147],"simul":[43,141,142],"singl":[2,3,5,9,11,13,14,38,64,90,92,95,98,102,107,141,142,147,149],"sink":[29,67,68],"sink_point":[36,37,38,39,40],"sink_pt":[36,37,38,39,40],"sipo_reg":14,"sipo_reg_inst":14,"site":121,"size":[19,29,33,35,36,37,38,39,40,43,45,49,50,51,52,53,54,55,58,69,70,71,72,73,74,75,76,77,96,97,106,119,127,137,144],"sizei":[126,127],"sizex":[126,127],"skip":[121,127,141,142,144],"skip_connect":[49,50,52,53,54,55,58,59,71,72,73,74,75,77,144],"skip_constraint":[1,5,6,7,12,14,23,31,32,33,34,35,45,66,67,68,86,95,119],"skip_pin":[45,49,50,52,53,54,55,71,72,73,74,75,77,144],"skip_point":[36,37,38,39,40],"skiplin":[49,50,52,53,54,55,119,126],"small":[18,38,40],"small_latch_plac":43,"smaller":[91,141,142],"sn":[43,77],"snap":132,"so":[141,142],"solut":43,"some":[58,92,93,141,142,144],"someth":[141,142],"sophist":108,"sort":[43,54,55,58,65,66,144],"sort_al":[31,119],"sort_by_cordin":[54,55],"sort_cabl":119,"sort_input_channel":65,"sort_inst":119,"sort_pin":119,"sort_port":119,"sort_valu":43,"sourc":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87,91,96,97,98,99,101,102,103,104,105,106,107,119,121,122,123,125,126,127,128,130,131,132,133,134,136,137,138,139,140,144,148,149,150,152,154,155,156,157,158],"source_fil":[19,21,26,33,35,45,49,50,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77],"space":[24,60,65,108,121],"specif":[98,121,127,128,134,139,140],"specifi":126,"specifica":128,"sphinx":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87],"spine":127,"split":[30,32,40,54,55,64,65,66,67,69,70,73,78,80,90,98,126,141,142,147],"split_port":[31,32,34,64,67,68,75,98],"split_port_fanout":98,"splitext":[60,61,65],"spydenet":95,"spydrnet":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,94,95,96,97,98,99,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158],"spydrnet_log":[1,4,5,6,8,10,17,18,19,20,21,23,26,33,35,43,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77],"spydrnet_phys":[0,1,2,3,5,6,7,8,10,12,13,14,17,18,19,20,21,22,23,26,28,29,30,31,32,33,34,35,36,37,38,39,40,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,94,95,96,97,98,99,101,102,103,104,105,106,107,119,121,122,123,144,148,149,150,152,154,155,156,157,158],"sqrt":43,"squar":[30,36,39],"square_grid":[31,32,34,83,146],"sram":120,"sram_configur":[75,139],"sram_configuration_protocol":139,"stabl":[141,142],"stage":20,"standard":[49,132,133],"standard_cell_primit":[19,33,35,66,68],"standard_cell_wrapp":[19,67],"start":[19,43,58,92,95,119,126,128,141,142,144],"start_direct":[58,144],"startswith":[54,55,66,68],"stat":[26,60,66,67,68],"statement":[141,142],"static":[127,132],"statist":[119,121,126],"statu":106,"std_genlib":[13,14],"step":[28,29,30,33,34,35,36,37,38,39,40,126,127,141,142],"stopiter":[72,74,75],"store":[58,67,108,125,126,132,133,139,141,142,144],"store_point":126,"str":[18,60,66,67,68,72,75,79,98,102,103,106,119,121,125,126,128,140,141,142],"straight":[141,142],"strcture":92,"strcutur":[45,72,74,75],"strictli":125,"string":[119,125,126,141,142,144],"stroke":[24,43,49,52,53,54,55],"stroke_width":24,"structur":[13,19,20,33,35,40,49,50,52,53,54,55,65,68,69,70,71,72,74,75,76,77,78,80,90,93,95,98,108,119,122,123,132,133,140,147],"sturctur":[141,142],"style":[43,49,50,51,52,53,54,55,67,68,123,144],"style_sheet":[49,50,51,52,53,54,55,75,77],"stylesheet":144,"sub_modul":[19,21,26,33,35,45,49,50,52,53,54,55,66,67,68,69,70,71,72,73,74,75,76,77],"subgraph":[66,79],"submodul":68,"subset":[43,141,142],"subtil":[69,70],"subtract":125,"sufffix":98,"suffix":[13,67,68,72,75,98],"suit":[130,139],"sum":[43,65,66],"summari":109,"support":[28,29,91,93,144],"support_fil":[18,20,44],"surrounding_rout":20,"svg":[1,5,6,8,9,10,11,15,16,20,22,23,24,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,49,50,52,53,54,55,58,59,60,61,64,65,66,67,68,71,72,73,74,75,77,79,86,90,91,94,119,121,126,144,147],"svg_main":[29,36,37,38,39,40,127],"svgcompos":[0,1,5,6,8,10,13,14,23,86],"svgwrite":[24,36,37,38,39,40,43,94,127],"sw":[65,66],"sw_bottom":[65,66],"sw_left":65,"sw_right":65,"sw_top":[65,66],"swap":[141,142],"switch":[62,63,65,68,90,115,121,122,132,133,147],"switch_mat":65,"switch_partition_03":67,"sy":[33,35],"symbol":[20,52,53,54,55,75,144],"symetr":127,"syntax":[141,142],"synthesi":91,"system":79,"sythesi":[141,142],"t":[54,55,65,66,68,121,141,142],"tabl":[141,142,151],"tag":66,"take":123,"tap":91,"tapeout":92,"target":[66,119],"task":[33,35,66,67,68,92,141,142],"task_dir":17,"task_gener":92,"tcl":[43,91,141,142],"tcl_lib_cell_purpose_fil":91,"tcl_user_chip_finish_post_script":91,"tcl_user_chip_finish_pre_script":91,"tcl_user_clock_opt_cts_post_script":91,"tcl_user_clock_opt_cts_pre_script":91,"tcl_user_clock_opt_cts_script":91,"tcl_user_icv_in_design_post_script":91,"tcl_user_icv_in_design_pre_script":91,"tcl_user_init_design_post_script":91,"tcl_user_pg_creation_fil":91,"tcl_user_place_opt_post_script":91,"tcl_user_place_opt_pre_script":91,"tcl_user_place_opt_script":91,"tcl_user_route_auto_post_script":91,"tcl_user_route_auto_pre_script":91,"tcl_user_route_auto_script":91,"tcl_user_route_opt_post_script":91,"tcl_user_route_opt_pre_script":91,"tcl_user_route_opt_script":91,"tcl_user_set_sdc":91,"tcl_user_tap_cell_addit":91,"te":20,"tech":[65,66],"techmap":[78,79,80,90,147],"tempfil":[21,33,35,45,66,67,68,69,70,72,74,75,76,77],"templat":[91,92,137],"temporari":[67,68,72,75],"term":[141,142],"termin":[141,142],"test":[93,141,142],"test_assign_c":148,"test_cabl":148,"test_combine_port":149,"test_connect_instance_port":148,"test_connect_port":148,"test_create_feedthrough":149,"test_create_feedthroughs_port":149,"test_create_feedthroughs_ports_2":149,"test_create_top_wrapp":154,"test_create_top_wrapper__nam":154,"test_create_top_wrapper__pin_map":154,"test_definit":149,"test_el":150,"test_flatten_inst":149,"test_get_connectivity_network":149,"test_get_index":155,"test_index":150,"test_innerpin":152,"test_is_port_c":148,"test_isload":158,"test_librari":154,"test_merge_inst":149,"test_merge_multiple_inst":149,"test_outerpin":155,"test_pin":156,"test_port":157,"test_wir":158,"testcabl":148,"testcas":[148,149,150,152,154,155,156,157,158],"testdefinit":149,"testel":150,"testinnerpin":152,"testlibrari":154,"testouterpin":155,"testpin":156,"testport":157,"testwir":158,"text":[49,50,51,52,53,54,55,75,77,141,142],"than":[18,106,134,141,142],"thei":[98,141,142],"them":[65,108,133,144,149],"thi":[0,1,2,3,4,5,6,7,8,10,12,13,14,17,18,19,20,22,23,24,28,29,30,33,34,40,43,44,45,46,49,50,51,52,53,54,55,58,59,60,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,91,92,94,95,96,97,98,99,100,101,102,104,105,106,107,108,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,144,149],"thing":[141,142],"thoguh":68,"though":[141,142],"through":[1,6,38,92,98,126,141,142],"through_point":126,"tie":[41,42,90,147],"tighter":122,"tile":[30,43,45,49,52,54,55,74,75,78,80,90,92,119,126,130,132,133,134,139,147],"tile01":[72,122,130,131],"tile02":[54,76,77,78,80,90,123,147],"tile04":55,"tile1_nam":91,"tile2_nam":91,"tile_1__":85,"tile_1__1_":[72,74,75,82],"tile_1__2_":[72,74,75,82],"tile_1__3_":[72,74,75],"tile_1__4_":[72,74,75],"tile_1__5_":[72,74,75],"tile_2__":85,"tile_2__1_":[72,74,75,82],"tile_2__2_":[72,74,75,82],"tile_2__3_":[72,74,75],"tile_2__4_":[72,74,75],"tile_2__5_":[72,74,75],"tile_3__":85,"tile_3__1_":[72,74,75],"tile_3__2_":[72,74,75],"tile_3__3_":[72,74,75],"tile_3__4_":[72,74,75],"tile_3__5_":[72,74,75],"tile_4__":85,"tile_4__1_":[72,74,75],"tile_4__2_":[72,74,75],"tile_4__3_":[72,74,75],"tile_4__4_":[72,74,75],"tile_4__5_":[72,74,75],"tile_5__1_":[72,74,75],"tile_5__2_":[72,74,75],"tile_5__3_":[72,74,75],"tile_5__4_":[72,74,75],"tile_5__5_":[72,74,75],"tile_aspect_ratio":132,"tile_cr":119,"tile_nam":[122,123],"tileabl":33,"tiles_data":[69,70],"till":43,"time":[122,126],"timescal":[141,142],"titl":[28,29,30,31,32,33,34,35,36,37,38,39,40,127],"tmp":7,"to_connect":125,"to_i":[125,126],"to_n":68,"to_numpy_arrai":[66,67,68,79],"to_point":39,"to_pydot":[30,40,64,66,67,68,79],"to_undirect":[67,68],"to_x":[125,126],"todo":[2,3,30,40,46,58,127,130,144],"togeth":126,"togther":98,"token":[141,142],"tolist":43,"ton":[141,142],"too":[141,142],"tool":[92,100],"top":[0,1,5,6,7,8,10,12,13,14,18,19,23,28,31,32,33,34,35,38,45,54,55,58,59,60,64,65,66,67,68,69,70,71,72,73,74,75,76,77,81,82,84,85,86,95,103,108,115,119,121,122,123,124,125,126,128,144,154],"top_1":121,"top_cabl":126,"top_cbx_h":[49,50,52,53,54,55,132],"top_cbx_height":133,"top_cbx_w":[49,50,52,53,54,55,132],"top_cbx_width":133,"top_chan":65,"top_def":[13,14],"top_definit":[31,32,33,34,35],"top_grid":[66,67],"top_grid_":66,"top_grid_bottom_width_0_height_0_subtile_":119,"top_in0":13,"top_in1":13,"top_inst":[1,5,6,7,8,10,12,14,31,32,34,58,59,64,66,75,86,95,103],"top_left_grid_right_width_0_height_0_subtile_":119,"top_left_til":[72,74,75],"top_level":126,"top_modul":[5,13,14,19,26,33,35,45,49,50,52,53,54,55,69,70,71,72,73,74,75,76,77,119,122,123,130,131,136,138,139,144],"top_out":13,"top_out2":13,"top_pin_i":66,"top_pinmap":65,"top_right_grid_left_width_0_height_0_subtile_":119,"top_right_til":[72,74,75],"top_sel":13,"top_select2":13,"top_til":[72,74,75],"top_width_0_height_0_subtile_":119,"top_wrapp":0,"topsid":115,"total":[7,11,16,27,42,43,48,57,63,80,88,133,147],"total_h_wir":43,"total_mem_el":43,"total_v_wir":43,"total_weight":[30,40],"touch":24,"toward":[121,122],"tp":73,"track":68,"track_0":68,"tradit":133,"tranform":[130,139],"transal":[28,29],"transform":[19,24,28,29,58,93,100,109,144],"transit":33,"translat":[28,29,30,33,36,37,38,39,40,125,126],"translate_connect":125,"tree":[13,40,42,79,90,108,127,128,147],"tree_manag":[36,39],"tree_patt":[36,39],"trim":[52,53,54,55],"trim_bord":37,"true":[1,5,6,7,12,14,19,20,22,23,24,28,29,30,31,32,33,34,35,36,37,38,39,40,43,44,45,49,50,52,53,54,55,58,59,61,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,86,95,97,98,106,119,125],"try":[5,33,69,70,72,74,75],"tupl":[68,98,126,127],"turn":[4,141,142],"turtl":36,"tutori":[92,93],"two":[7,9,11,41,42,66,68,90,98,108,128,132,133,137,141,142,147],"txt":[18,21,26,43,49,50,52,53,54,55,71,72,73,74,75],"type":[97,98,102,103,106,109,125,126,128,132,133,134,137,140,141,142],"u":[38,40,141,142],"ui":126,"uid":[141,142],"unchang":98,"uncom":49,"unconn":34,"unconnect":[95,98],"undefin":[106,141,142],"under":94,"understand":[141,142],"undriven":[19,69,70,72,74,75,119],"unexpect":[141,142],"ungroup":[9,11,41,42,90,147],"unifi":[78,80,90,147],"uniqu":[20,43,52,53,54,55,98,119,121],"unit":[18,151],"unset":[141,142],"unus":[141,142],"unwant":66,"up":[28,37,38,125,126,128,141,142,148,149,152,154,155,156,157,158],"up_port":126,"updat":[65,73,121,122,123,132,141,142],"update_configur":133,"update_dimens":121,"update_module_label":[49,50,52,53,54,55,77,119],"update_module_shap":132,"update_plac":[132,137],"update_placement_grid":132,"update_shap":132,"update_shaping_param":[49,50,52,53,54,55,132],"upon":125,"upper":[60,68,97],"uppos":133,"us":[0,13,14,19,22,33,41,43,49,52,56,58,62,66,67,68,71,73,76,77,78,79,92,93,94,95,98,100,119,125,126,141,142,144],"useful":20,"user":[24,49,52,71,73,76,77,94,104,141,142],"userspaceonus":[49,50,52,53,54,55,77],"usign":19,"usng":[28,29],"utf":[7,18,19,21,23,43,54,55,66,72,75],"util":[7,13,14,17,18,19,20,21,22,26,28,29,30,31,32,33,34,35,36,37,38,39,40,44,45,49,50,51,52,53,54,55,58,59,60,61,65,66,67,68,69,70,71,72,73,74,75,76,77,79,95,98,108,109,119,121,122,123,125,126,127,128,130,131,134,136,137,138,139,140,144],"utilis":[56,57,90,119,132,147],"utilz":50,"v":[1,5,6,7,12,14,19,21,23,26,31,32,33,34,35,37,38,43,45,49,50,52,53,54,55,58,60,65,66,67,68,69,70,71,72,73,74,75,76,77,86,95,125,126,127,144],"v_chan":68,"v_conn":26,"v_off":132,"valid":[58,95,125,144,154],"validate_connect":[43,126],"validate_grid":128,"valu":[34,43,58,66,67,68,106,125,126,128,134,141,142,144],"variabl":[58,68,92,119,132,133,144],"variou":[92,132,133,141,142],"vector":[8,12,98],"vendor":[141,142],"veri_proj":19,"verilog":[31,32,34,45,56,58,59,67,68,72,73,74,75,77,92,93,95,96,99,119,140,144,154],"verilog_fil":[19,21,26,33,35,45,49,50,52,53,54,55,66,69,70,71,73,74,76,77,119],"version":[78,80,90,141,142,147],"vertic":[24,40,43,58,60,61,65,68,108,119,121,125,126,144],"viewbox":[24,43,121,144],"viewer":0,"visit":94,"visual":[0,49,50,52,53,54,55,58,71,72,73,74,75,77,93,109],"visualiaz":144,"visualis":[9,11,20,45,90,144,147],"vivado":[141,142],"vpr":[17,24,92,124,128,134],"vpr_arch":[17,134],"vpr_arch_render_demo":[18,20,44,128],"vstack":[65,66],"vweight":[66,67,68,79,140],"w":[7,18,19,21,23,24,37,43,54,55,66,67,68,75,132,133,139],"w2":24,"wa":[141,142],"wai":[100,108,133,141,142],"want":[141,142],"warn":[1,4,6],"we":[20,33,66,92,94,95,108,141,142],"web":95,"websock":94,"websocket":94,"weight":[30,40,52,53,54,55,64,66,67,68,79],"well":[43,141,142],"were":[141,142],"what":[141,142],"when":[58,127,141,142,144],"where":[58,65,126,128,141,142,144],"which":[0,17,24,28,29,33,43,58,66,92,93,95,98,102,106,108,119,125,126,129,133,134,135,141,142,144],"whichcna":119,"while":[24,29,36,39,65,94,97,98,130,139,141,142],"whitespac":[141,142],"width":[14,18,20,24,29,30,32,33,36,37,38,39,43,45,49,50,52,53,54,55,58,59,65,71,72,73,74,75,122,123,127,128,134,141,142,144],"width_f":[29,36,39],"window":[0,95],"wip":31,"wire":[1,5,6,7,8,12,13,14,19,23,30,31,32,33,34,35,40,45,49,50,52,53,54,55,64,66,69,70,71,72,73,74,75,76,77,81,82,84,85,95,97,98,100,101,102,105,120,122,151],"wire0":[5,12,81,84,95],"wire1":7,"wire2":7,"wire3":7,"wire_bu":81,"wire_feedthrough":[11,12,147],"without":[98,126,132],"wl":[43,75],"wl_indx":43,"wl_line":43,"wl_n":43,"wl_port":75,"wl_region":43,"word":[43,139,141,142],"word_line_row":[75,139],"work":[92,119],"would":[100,141,142],"wrapper":[103,154],"write":[5,7,18,19,21,23,43,66,67,68,72,75,123,140,141,142],"write_blackbox":[7,14,32,33,34,35,119],"write_dot":[30,40,66,67,68],"write_fabric_kei":[45,130,131,136,139],"write_metis_graph":[66,67,68,79,140],"write_png":[30,40,66],"write_report":43,"write_svg":[30,40,64,66,67,68,79],"write_verilog":[141,142],"written":[115,141,142,151],"wx":43,"x":[18,19,24,29,30,31,32,33,34,35,36,37,38,39,40,45,49,50,52,53,54,55,60,65,66,69,70,71,72,73,74,75,76,77,108,119,125,126,128,133,139],"x1":[54,55],"x_1":[54,55],"x_bin":43,"x_cut":43,"x_loc":43,"x_margin":[28,127],"x_max":43,"x_off":132,"x_offset":[71,72,73,74,75],"x_pt":139,"xadj":[79,140],"xbia":127,"xdc":[141,142],"xi":[71,72,73,74,75,133],"xilinx":[141,142],"xind":38,"xmax":[24,43],"xmin":24,"xml":[17,18,20,21,44,45,49,50,52,53,54,55,60,61,65,66,71,73,77,92,121,128,134],"xx":33,"y":[5,18,24,29,30,31,32,33,34,35,36,37,38,39,40,43,54,55,69,70,73,94,98,108,119,125,126,128,133,139],"y1":[54,55],"y_1":[54,55],"y_cabl":5,"y_cut":43,"y_loc":43,"y_margin":127,"y_max":43,"y_offset":[71,72,73,74,75],"y_pt":139,"ybia":127,"ydir":[33,38],"yet":[51,92,94,141,142],"yi":[71,72,73,74,75,133],"yind":38,"ymax":[24,43],"ymin":24,"yosi":[0,19],"you":[92,94,95,100,141,142],"your":[94,141,142],"yy":33,"zip":[0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,86,87],"zoom":144},"titles":["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist (SVG/Interactive)","<span class=\"section-number\">1.2. </span>Generating feedthrough from multiple instances","<span class=\"section-number\">1.3. </span>Combined definitions pins","<span class=\"section-number\">1.4. </span>Combined independent nets","<span class=\"section-number\">1.5. </span>Logging and debuging","<span class=\"section-number\">1.6. </span>Buffering net","<span class=\"section-number\">1.7. </span>Generating feedthrough from multiple instances","<span class=\"section-number\">1.8. </span>Merging one or more ports","<span class=\"section-number\">1.9. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.10. </span>Merging two instances in the design","Computation times","<span class=\"section-number\">1.11. </span>Generating feedthrough from single instance","Build Multiplexer (SVG/Interactive)","Build Multiplexer (SVG/Interactive)","Circuit Builder","Computation times","<span class=\"section-number\">2.1. </span>OpenFPGA architecture parsing","<span class=\"section-number\">2.2. </span>FPGA layout grid generation","<span class=\"section-number\">2.3. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.4. </span>RenderFPGA Pre Generation Grid","<span class=\"section-number\">2.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.6. </span>Grid Floorplan Generator","<span class=\"section-number\">2.7. </span>Optimizing module pins","<span class=\"section-number\">2.8. </span>Represetes IO Sequence in OpenFPGA Engine","<span class=\"section-number\">2. </span>OpenFPGA Basic Examples","<span class=\"section-number\">2.9. </span>Renaming Homogeneous FPGA Modules","Computation times","<span class=\"section-number\">5.1. </span>Connection Pattern Generation","<span class=\"section-number\">5.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">5.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">5.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">5.5. </span>Create Clock Tree Embedding","<span class=\"section-number\">5.6. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">5.7. </span>Adding Tie Cells on Floating Pins","<span class=\"section-number\">5.8. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">5.9. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">5.10. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">5.11. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">5.12. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">5.13. </span>Grouping ungrouping cells","<span class=\"section-number\">5. </span>Clock Tree Embedding","Computation times","<span class=\"section-number\">7.1. </span>Create memory bank pin placement and connection","<span class=\"section-number\">7.2. </span>Fabric key generation for homogeneous fabric","<span class=\"section-number\">7.3. </span>Adding configuration chain to the fabric","<span class=\"section-number\">7.4. </span>Extract configuration chain order","<span class=\"section-number\">7. </span>Configuration Chain","Computation times","<span class=\"section-number\">4.1. </span>Auto floorplan homogeneous design","<span class=\"section-number\">4.2. </span>Dimension based floorplanning","<span class=\"section-number\">4.3. </span>Utilisation based floorplanning","<span class=\"section-number\">4.4. </span>Heterogeneous Design Placement","<span class=\"section-number\">4.5. </span>Heterogeneous Floorplan Adjustment","<span class=\"section-number\">4.6. </span>Heterogeneous Floorplan Adjustment","<span class=\"section-number\">4.7. </span>Heterogeneous Floorplan Adjustment","<span class=\"section-number\">4. </span>Floorplanning Examples","Computation times","<span class=\"section-number\">3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">3.2. </span>Placement aware instace merge operation","<span class=\"section-number\">3.3. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3.4. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3. </span>Module Rendering Examples","Computation times","<span class=\"section-number\">6.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">6.2. </span>Logical/Pre-techmapped Partition Conn Box 01","<span class=\"section-number\">6.3. </span>Physical/Techmapped Partition Conn Box 02","<span class=\"section-number\">6.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">6.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">6.6. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">6.7. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">6.8. </span>Floorplanning Classic Tiles","<span class=\"section-number\">6.9. </span>Generating and Floorplanning Area-optimized FPGA Tiles","<span class=\"section-number\">6.10. </span>Unified routing tile structure","<span class=\"section-number\">6.11. </span>Tile02 - Area optimized version with higher regularity","<span class=\"section-number\">6.12. </span>Implementing memeory bank protocol on Tile02","<span class=\"section-number\">6.13. </span>Floorplanning Classic Tiles for hetergeneous design","<span class=\"section-number\">6.14. </span>Floorplanning Classic Tiles for hetergeneous design","<span class=\"section-number\">6. </span>Partition Examples","<span class=\"section-number\">6.15. </span>Partitions Experimentation","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Merging group of multiple instances","Multi-Instantiated block Restructuring Examples","Computation times","Developers Guidelines","Examples","OpenFPGA Physical- Directory Structure","Physical Design for 4x4 FPGA","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","Connectivity Pattern Generation","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","Tile-02","Utility Classes","ConnectPoint","ConnectPointList","ConnectionPattern","FPGAGridGen","BitstreamBlock","Configuration Chain Pattern 01","Configuration Chain Pattern 01","Initial Heterogeneous Placement","Initial Placement","OpenFPGA Arch Parser","Bitstream Manager","Initial Placement","OpenFPGA_Placement_Generator","OpenFPGA_Tile_Generator","SRAM Configuration Protocol","Helper Functions","Verilog Language Support","Verilog Language Support","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Sample verilog netlist","Computation times","Cable - Unit tests","Definition - Unit tests","Element - Unit tests","Regression Tests","InnerPin - Unit tests","Instance - Unit tests","Library - Unit tests","OuterPin - Unit tests","Pin - Unit tests","Port - Unit tests","Wire - Unit tests"],"titleterms":{"01":[65,122,130,131],"02":[66,67,123],"1":[23,36],"2":37,"3":[38,39],"4x4":[33,92],"In":95,"The":141,"across":68,"ad":[34,45],"adjust":[53,54,55],"api":[100,109,120],"ar":141,"arch":134,"architectur":[17,36,37,38,39,92,143],"area":[72,74],"assign":[141,142],"auto":49,"awar":59,"bank":[43,75],"base":[50,51,119,120,132,133],"basic":[9,19,25,58,100,146],"basic_hierarchi":81,"between":[141,142],"bitstream":135,"bitstreamblock":129,"block":87,"bottom":[110,111,112],"box":[60,61,65,66,67],"buffer":5,"build":[13,14],"builder":15,"bundl":96,"cabl":[97,148],"cb":68,"cb_render":[121,145],"cell":[8,34,40],"celldefin":[141,142],"chain":[45,46,47,130,131],"channel":121,"circuit":15,"class":[89,120,124],"classic":[71,76,77],"clock":[31,32,36,37,38,39,41,92],"combin":[2,3],"comput":[11,16,27,42,48,57,63,80,88,147],"configur":[45,46,47,120,130,131,139],"conn":[65,66,67],"connect":[28,29,30,43,60,61,108],"connectionpattern":[108,127],"connectpoint":[108,125],"connectpointlist":[108,126],"constraint":[141,142],"construct":[141,142],"content":93,"convent":[141,142],"count":119,"creat":[29,30,31,32,35,43,69,70,91],"debug":[4,95],"definit":[2,98,149],"demonstr":58,"depend":94,"descript":115,"design":[10,49,52,76,77,92,146],"detail":[92,122],"develop":[89,94],"developer":93,"dimens":50,"directori":[91,92],"document":93,"each":122,"element":[19,99,150],"embed":[31,32,41],"engin":24,"escap":[141,142],"exampl":[9,23,25,36,37,38,39,56,62,78,87,90,95,108],"experiment":79,"extens":141,"extract":46,"fabric":[44,45,68],"featur":141,"feedthrough":[1,6,12,35],"file":[72,74,75],"float":34,"floorplan":[22,49,50,51,53,54,55,56,58,71,72,76,77,92,133,144,145],"floorplann":132,"floorplanviz":145,"flow":92,"follow":141,"fpga":[18,19,21,26,33,72,92,132,146],"fpga_top":35,"fpgagridgen":[124,128],"from":[1,6,12,92],"function":[124,140],"gener":[1,6,12,18,20,22,28,44,69,70,72,92,108,120,140],"global":92,"graph":[64,140],"grid":[18,20,22],"grid_exampl":82,"group":[8,40,86],"guidelin":89,"h":[29,33],"header":[141,142],"helper":[124,140],"hetergen":[76,77],"heterogen":[52,53,54,55,132,146],"hierarch":0,"hierarchi":89,"higher":74,"homogen":[26,44,49,146],"how":58,"hybrid":30,"identifi":[141,142],"implement":75,"independ":3,"indic":93,"initi":[132,133,136],"inlin":[141,142],"innerpin":[101,152],"insert":[33,36,37,38,39],"instac":59,"instal":94,"instanc":[1,6,10,12,21,86,102,153],"instanti":[87,146],"instati":[141,142],"interact":[0,13,14],"interfac":95,"io":[24,115],"kei":44,"languag":[141,142],"layer":33,"layout":[18,21],"left":[110,113,116],"librari":[103,154],"log":4,"logic":65,"macro":[141,142],"manag":135,"map":21,"memeori":75,"memori":43,"merg":[7,10,59,86],"method":[122,123],"modul":[23,26,62,141,142],"more":7,"multi":[87,146],"multipl":[1,6,86],"multiplex":[13,14],"name":[141,142],"nested_hierarchi":84,"net":[3,5],"netlist":[0,64,83,92,146],"networkx":64,"object":100,"one":7,"openfpga":[17,24,25,91,92,119,120,124,133,134],"openfpga_arch":145,"openfpga_bitstream_manag":120,"openfpga_config_gener":120,"openfpga_placement_gener":[120,137],"openfpga_tile_gener":[120,138],"oper":59,"optim":[23,72,74],"order":46,"outerpin":[104,155],"outlin":146,"output":[17,58,59,72,74,75,95],"overview":[144,151],"paramat":[132,133],"paramet":[141,142],"pars":17,"parser":134,"part02":[69,70],"partit":[65,66,67,78,79,140],"pattern":[28,29,30,108,130,131],"physic":[66,91,92,93,100,141],"pin":[2,23,34,43,105,156],"placement":[43,52,59,132,133,136],"plan":92,"port":[7,106,141,142,157],"pre":[20,65],"prefer":[132,133],"preprocessor":[141,142],"project":91,"protocol":[75,139],"pytest":151,"refer":[109,119],"reg":[141,142],"regress":151,"regular":74,"relat":140,"remap":[141,142],"renam":26,"render":[19,58,60,61,62,92,121],"renderfpga":20,"represet":24,"reset":35,"restructur":[9,87,92],"right":[111,114,117],"rout":[73,121],"routingrend":[121,145],"sampl":[83,146],"sb":68,"sb_render":[121,145],"script":95,"sdc":120,"sequenc":24,"shape":[72,74,75,92],"shell":95,"signal":92,"simplifi":67,"singl":12,"split":68,"spydrnet":[93,100,141,142],"square_grid":85,"sram":139,"statist":151,"structur":[73,89,91,92,141,142],"summari":100,"support":[141,142],"svg":[0,13,14],"switch":[60,61],"tabl":93,"tapeout":91,"techmap":[65,66],"terminologi":[141,142],"test":[148,149,150,151,152,153,154,155,156,157,158],"tie":34,"tile":[69,70,71,72,73,76,77,110,111,112,113,114,115,116,117,118,120,122,123],"tile02":[74,75],"time":[11,16,27,42,48,57,63,80,88,147],"top":[116,117,118],"transform":120,"tree":[29,31,32,33,36,37,38,39,41],"tutori":95,"two":[10,33],"type":100,"ungroup":[8,40],"unifi":73,"unit":[148,149,150,152,153,154,155,156,157,158],"user":93,"util":[124,132,133],"utilis":51,"v":[141,142],"valid":94,"variabl":121,"verif":120,"verilog":[83,141,142,146],"version":[74,94],"view":92,"visual":[95,144,145],"visualis":[0,143],"wire":[107,141,142,158]}})