// Seed: 857844864
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1,
    input  wand id_2
    , id_5,
    output wire id_3
);
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2;
  wire id_1;
  wire id_2;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5,
    output logic id_6
);
  wire id_8;
  ;
  logic id_9;
  logic id_10;
  always_latch @(posedge id_2 or negedge id_8) begin : LABEL_0
    id_6 = "" * 1 * -1 - -1;
  end
  module_0 modCall_1 ();
endmodule
