## 5.8. 高级流水线指令注意事项

Recall that [pipelining](https://diveintosystems.org/book/C5-Arch/pipelining.html#_pipelining_making_the_cpu_faster) improves the performance of a processor by overlapping the execution of multiple instructions. In our [earlier discussion](https://diveintosystems.org/book/C5-Arch/pipelining.html#_pipelining_making_the_cpu_faster) on pipelining, we described a simple four-stage pipeline with the basic stages of Fetch (F), Decode (D), Execute (E) and WriteBack (W). In our discussion that follows, we also consider a fifth stage, Memory (M), which represents an access to data memory. Our five-stage pipeline therefore comprises the following stages:

- **Fetch (F):** reads an instruction from memory (pointed to by the program counter).
- **Decode (D):** reads source registers and sets control logic.
- **Execute (E):** executes the instruction.
- **Memory (M):** reads from or writes to data memory.
- **WriteBack (W):** stores a result in a destination register.

回想一下，流水线通过重叠执行多个指令来提高处理器的性能。在我们关于流水线的[早期讨论](https://diveintosystems.org/book/C5-Arch/pipelining.html#_pipelining_making_the_cpu_faster)中，我们描述了一个简单的四阶段流水线，其基本阶段为获取 (F)、解码 (D)、执行 (E) 和写回 (W)。在接下来的讨论中，我们还将考虑第五阶段，即内存 (M)，它代表对数据内存的访问。因此，我们的五阶段流水线包括以下阶段：

- **获取（F）：** 从内存中读取一条指令（由程序计数器指向）。
- **解码（D）：** 读取源寄存器并设置控制逻辑。
- **执行（E）：** 执行指令。
- **内存（M）：** 读取或写入数据内存。
- **WriteBack (W)：** 将结果存储在目标寄存器中。

Recall that the compiler transforms lines of code into a series of machine code instructions for the CPU to execute. Assembly code is a human-readable version of machine code. The snippet below displays a series of made-up assembly instructions:

回想一下，编译器将代码行转换为一系列机器代码指令，供 CPU 执行。汇编代码是机器代码的人类可读版本。下面的代码片段显示了一系列虚构的汇编指令：

```asm
MOV M[0x84], Reg1     # move value at memory address 0x84 to register Reg1
ADD 2, Reg1, Reg1     # add 2 to value in Reg1 and store result in Reg1
MOV 4, Reg2           # copy the value 4 to register Reg2
ADD Reg2, Reg2, Reg2  # compute Reg2 + Reg2, store result in Reg2
JMP L1<0x14>          # jump to executing code at L1 (code address 0x14)
```

Don’t worry if you are having trouble parsing the snippet — we cover assembly in greater detail in [upcoming chapters](https://diveintosystems.org/book/C7-x86_64/index.html#_assembly_chapter). For now, it suffices to focus on the following set of facts:

- Every ISA defines a set of instructions.
- Each instruction operates on one or more operands (i.e. registers, memory, or constant values).
- Not all instructions require the same number of pipeline stages to execute.

如果您在解析代码片段时遇到问题，请不要担心——我们将在[即将推出的章节](https://diveintosystems.org/book/C7-x86_64/index.html#_assembly_chapter)中更详细地介绍汇编。现在，只需关注以下事实：

- 每个 ISA 都定义了一组指令。
- 每条指令对一个或多个操作数（即寄存器，内存或常数值）进行操作。
- 并非所有指令都需要相同数量的流水线阶段来执行。

In our previous discussion, it was assumed that every instruction takes the same number of cycles to execute; however, this is usually not the case. For example, the first `MOV` instruction requires all five stages, as it requires the movement of data from memory to a register. In contrast, the next three instructions require only four stages (F, D, E, W) to execute given that the operations involve only registers, and not memory. The last instruction (`JMP`) is a type of _branch_ or _conditional_ instruction. Its purpose is to transfer the flow of control to another part of the code. Specifically, addresses in the code region of memory reference different _instructions_ in an executable. Since the `JMP` instruction does not update a general-purpose register, the WriteBack stage is omitted, resulting in only three stages (F, D, E) being required. We cover conditional instructions in greater detail in the [upcoming chapters](https://diveintosystems.org/book/C7-x86_64/conditional_control_loops.html#_conditional_control_and_loops) on assembly.

在我们之前的讨论中，我们假设每条指令的执行时间相同；然而，通常情况并非如此。例如，第一个 `MOV` 指令需要所有五个阶段，因为它需要将数据从内存移动到寄存器。相反，由于操作只涉及寄存器而不涉及内存，因此接下来的三条指令只需要四个阶段（F、D、E、W）即可执行。最后一条指令（“JMP”）是一种分支或条件指令。其目的是将控制流转移到代码的另一部分。具体而言，内存代码区域中的地址引用可执行文件中的不同指令。由于 `JMP` 指令不更新通用寄存器，因此省略了 WriteBack 阶段，从而只需要三个阶段（F、D、E）。我们将在 [即将推出的章节](https://diveintosystems.org/book/C7-x86_64/conditional_control_loops.html#_conditional_control_and_loops) 中更详细地介绍条件指令。

A **pipeline stall** results when any instruction is forced to wait for another to finish executing before it can continue. Compilers and processors do whatever they can to avoid pipeline stalls in order to maximize performance.
当任何指令被迫等待另一条指令执行完毕后才能继续执行时，就会发生**流水线停顿**。编译器和处理器会尽一切可能避免流水线停顿，以最大限度地提高性能。

### [](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#_pipelining_consideration_data_hazards)5.8.1. Pipelining Consideration: Data Hazards流水线考虑：数据风险

A **data hazard** occurs when two instructions attempt to access common data in an instruction pipeline. As an example, consider the first pair of instructions from the code snippet above:
当两条指令尝试访问指令管道中的公共数据时，就会发生**数据危险**。例如​​，考虑上面代码片段中的第一对指令：

```
MOV M[0x84], Reg1    # move value at memory address 0x84 to register Reg1
ADD 2, Reg1, Reg1    # add 2 to value in Reg1 and store result in Reg1
```

![data hazard](https://diveintosystems.org/book/C5-Arch/_images/dataHazard1.png)

Figure 1. An example of a pipeline hazard arising from two instructions simultaneously reaching the same pipeline stage.
图 1. 两条指令同时到达同一流水线阶段而产生流水线危险的示例。

Recall that this `MOV` instruction requires five stages (as it involves an access to memory), whereas the `ADD` instruction requires only four. In this scenario, both instructions will attempt to write to register `Reg1` at the same time (see [Figure 1](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#FigDatahazard1)).
回想一下，此`MOV`指令需要五个阶段（因为它涉及访问内存），而`ADD`指令只需要四个阶段。在这种情况下，两个指令都将尝试同时写入寄存器`Reg1`（参见[图 1](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#FigDatahazard1)）。

The processor prevents the aforementioned scenario by first forcing every instruction to take five pipeline stages to execute. For instructions that normally take fewer than five stages, the CPU adds a "no-operation" (`NOP`) instruction (also called a pipeline "bubble") to substitute for that phase.
处理器通过首先强制每条指令采用五个流水线阶段来执行来防止上述情况的发生。对于通常需要少于五个阶段的指令，CPU 会添加一条“无操作”（`NOP`）指令（也称为流水线“气泡”）来替代该阶段。

However, the problem is still not fully resolved. Since the goal of the second instruction is to add `2` to the value stored in register `Reg1`, the `MOV` instruction needs to finish _writing_ to register `Reg1` before the `ADD` instruction can execute correctly. A similar problem exists in the next two instructions:

然而问题仍然没有完全解决。由于第二条指令的目标是将`2`添加到寄存器`Reg1`中存储的值，因此`MOV`指令需要先完成对寄存器`Reg1`的写入，然后`ADD`指令才能正确执行。接下来的两条指令也存在类似的问题：

```
MOV 4, Reg2           # copy the value 4 to register Reg2
ADD Reg2, Reg2, Reg2  # compute Reg2 + Reg2, store result in Reg2
```

![data hazard 2](https://diveintosystems.org/book/C5-Arch/_images/dataHazard2.png)

Figure 2. The processor can reduce the damage caused by pipeline hazards by forwarding operands between instructions.
图 2. 处理器可以通过在指令之间转发操作数来减少流水线危险造成的损害。

These two instructions load the value `4` into register `Reg2` and then multiply it by 2 (by adding to itself). Once again, bubbles are added to enforce that each instruction takes five pipeline stages. In this case, regardless of the bubbles, the second instruction’s execute phase occurs _before_ the first instruction finishes writing the required value (`4`) to register `Reg2`.
这两条指令将值`4`加载到寄存器`Reg2`中，然后将其乘以 2（通过将其自身相加）。再次添加气泡以强制每条指令需要五个流水线阶段。在这种情况下，无论气泡如何，第二条指令的执行阶段都发生在第一条指令完成将所需值（`4`）写入寄存器`Reg2`之前。

Adding more bubbles is a suboptimal solution, because it stalls the pipeline. Instead, processors employ a technique called **operand forwarding**, in which the pipeline reads the result from the previous operation. Looking at [Figure 2](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#dataHaz), while the instruction `MOV 4, Reg2` executes, it forwards its results to the instruction `ADD Reg2, Reg2, Reg2`. So, while the `MOV` instruction is writing to register `Reg2`, the `ADD` instruction can use the updated value of `Reg2` that it received from the `MOV` instruction.
添加更多气泡并不是一个最优解决方案，因为它会停滞流水线。相反，处理器采用了一种称为**操作数转发**的技术，其中流水线读取前一个操作的结果。查看[图 2](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#dataHaz)，在指令`MOV 4, Reg2`执行时，它将其结果转发给指令`ADD Reg2, Reg2, Reg2`。因此，当`MOV`指令写入寄存器`Reg2`时，`ADD`指令可以使用从`MOV`指令收到的`Reg2`的更新值。
### [](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#_pipelining_hazards_control_hazards)5.8.2. Pipelining Hazards: Control Hazards流水线危险：控制危险

The pipeline is optimized for instructions that occur one after another. Control changes in a program arising from conditionals such as `if` statements or loops can seriously affect the pipeline performance. Let’s take a look at a different example code snippet, first in C:

流水线针对连续发生的指令进行了优化。程序中由诸如“if”语句或循环之类的条件引起的控制变化会严重影响流水线性能。让我们看一个不同的示例代码片段，首先是 C 语言代码：

```c
int result = *x; // x holds an int
int temp = *y;   // y holds another int

if (result <= temp) {
	result = result - temp;
}
else {
	result = result + temp;
}
return result;
```

This snippet simply reads integer data from two different pointers, compares the values, and then does different arithmetic based on the result. Here is how the above code snippet may translate into assembly instructions:

此代码片段只是从两个不同的指针读取整数数据，比较值，然后根据结果执行不同的算术。以下是上述代码片段如何转换为汇编指令：

```

  MOV M[0x84], Reg1     # move value at memory address 0x84 to register Reg1
  MOV M[0x88], Reg2     # move value at memory address 0x88 to register Reg2
  CMP Reg1, Reg2        # compare value in Reg1 to value in Reg2
  JLE L1<0x14>          # switch code execution to L1 if Reg1 less than Reg2
  ADD Reg1, Reg2, Reg1  # compute Reg1 + Reg2, store result in Reg1
  JMP L2<0x20>          # switch code execution to L2 (code address 0x20)
L1:
  SUB Reg1, Reg2, Reg1  # compute Reg1 - Reg2, store in Reg1
L2:
  RET                   # return from function
```

This sequence of instructions loads data from memory into two separate registers, compares the values, and then does different arithmetic based on whether the value in the first register is less than the value in the second. The `if` statement is represented in the above example with two instructions: the compare (`CMP`) instruction and a conditional jump less than (`JLE`) instruction. We cover conditional instructions in greater detail in the [upcoming assembly](https://diveintosystems.org/book/C7-x86_64/conditional_control_loops.html#_conditional_control_and_loops) chapters; for now it is sufficient to understand that the `CMP` instruction _compares_ two registers, while the `JLE` instruction is a special type of branch instruction that switches code execution to another part of the program _if and only if_ the condition (i.e. less than or equal, in this case) is true.

该指令序列将数据从内存加载到两个独立的寄存器中，比较这两个值，然后根据第一个寄存器中的值是否小于第二个寄存器中的值执行不同的算术运算。在上面的例子中，`if` 语句用两个指令表示：比较（`CMP`）指令和条件跳转小于（`JLE`）指令。我们将在[即将推出的汇编](https://diveintosystems.org/book/C7-x86_64/conditional_control_loops.html#_conditional_control_and_loops) 章节中更详细地介绍条件指令；现在，只需理解 `CMP` 指令比较两个寄存器，而 `JLE` 指令是一种特殊类型的分支指令，当且仅当条件（在本例中为小于或等于）为真时，才将代码执行切换到程序的另一部分。

> [!WARNING] Don’t get overwhelmed by the details!
> Looking at assembly for the first time can be understandably intimidating. If this is how you feel, try not to worry! We cover assembly in much greater detail in [coming chapters](https://diveintosystems.org/book/C7-x86_64/index.html#_assembly_chapter). The key takeaway is that code containing conditional statements translates to a series of assembly instructions just like any other code snippet. However, unlike other code snippets, conditional statements are _not_ guaranteed to execute in a particular way. The uncertainty surrounding how a conditional statement executes has large ramifications for the pipeline.


> [!WARNING] 不要被细节所困扰！
> 第一次看汇编语言可能会让人感到害怕，这是可以理解的。如果您有这种感觉，请不要担心！我们将在接下来的章节中更详细地介绍汇编语言。关键点是，包含条件语句的代码会像任何其他代码片段一样转换为一系列汇编指令。但是，与其他代码片段不同，条件语句不能保证以特定方式执行。围绕条件语句如何执行的不确定性对管道有很大的影响。



![conditional hazard 1](https://diveintosystems.org/book/C5-Arch/_images/controlHazardprb.png)

Figure 3. An example of a control hazard resulting from a conditional branch.
图 3. 条件分支导致的控制危险的示例。

A **control hazard** occurs when the pipeline encounters a branch (or conditional) instruction. When this happens, the pipeline has to "guess" whether the branch will be taken. If the branch is not taken, the process continues to execute the next instructions in sequence. Consider the example in [Figure 3](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlhazprob). If the branch is taken, the next instruction that executes should be the `SUB` instruction. However, it is impossible to know whether the branch is taken until the `JLE` instruction finishes executing. At that point, the `ADD` and `JMP` instructions have already been loaded into the pipeline. If the branch _is_ taken, these "junk" instructions in the pipeline need to be removed, or **flushed**, before the pipeline can be reloaded with new instructions. Flushing the pipeline is expensive.

当流水线遇到分支（或条件）指令时，就会发生**控制危险**。发生这种情况时，流水线必须“猜测”是否会执行分支。如果不执行分支，则进程继续按顺序执行下一个指令。考虑[图 3](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlhazprob) 中的示例。如果执行了分支，则执行的下一个指令应该是 `SUB` 指令。但是，在 `JLE` 指令完成执行之前，不可能知道是否执行了分支。此时，`ADD` 和 `JMP` 指令已经加载到流水线中。如果执行了分支，则需要删除或**刷新**流水线中的这些“垃圾”指令，然后才能用新指令重新加载流水线。刷新流水线的代价很高。

There are a few options that hardware engineers can choose to implement to help the processor deal with control hazards:

- **Stall the pipeline**: As a simple solution, whenever there is a branch, add lots of `NOP` bubbles and stall the pipeline until the processor is sure that the branch is taken. Although stalling the pipeline will fix the issue, it will also lead to a performance hit (see [Figure 4](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlHaz)).
- **Branch prediction**: The most common solution is to use a **branch predictor**, which will predict which way a branch will go, based on previous executions. Modern branch predictors are really good and accurate. However, this approach has recently caused some security vulnerabilities (e.g. Spectre1). [Figure 4](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlHaz) depicts how a branch predictor may deal with the control hazard discussed.
- **Eager execution**: In eager execution, the CPU executes both sides of the branch and performs a conditional transfer of data rather than control (implemented through the [cmov](https://diveintosystems.org/book/C7-x86_64/if_statements.html#_the_cmov_instructions) and the [csel](https://diveintosystems.org/book/C9-ARM64/if_statements.html#_the_conditional_select_instruction) instructions in x86 and ARMv8-A, respectively). A conditional transfer of data enables the processor to continue execution without disrupting the pipeline. However, not all code is capable of taking advantage of eager execution, which can be dangerous in the case of pointer dereferences and side effects.

硬件工程师可以选择实施一些选项来帮助处理器处理控制危险：

- **停止流水线**：作为一个简单的解决方案，每当有分支时，添加大量的 NOP  气泡并停止流水线，直到处理器确定该分支被采用。虽然停止流水线可以解决问题，但也会导致性能下降（参见 [图 4](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlHaz))。
- **分支预测**：最常见的解决方案是使用**分支预测器**，它会根据之前的执行情况预测分支的走向。现代分支预测器确实非常出色且准确。然而，这种方法最近导致了一些安全漏洞（例如 Spectre1）。[图 4](https://diveintosystems.org/book/C5-Arch/pipelining_advanced.html#controlHaz) 描述了分支预测器如何处理讨论的控制危险。
- **立即执行**：在立即执行中，CPU 执行分支的两侧并执行有条件的数据传输而不是控制（分别通过 x86 和 ARMv8-A 中的 [cmov](https://diveintosystems.org/book/C7-x86_64/if_statements.html#_the_cmov_instructions) 和 [csel](https://diveintosystems.org/book/C9-ARM64/if_statements.html#_the_conditional_select_instruction) 指令实现）。有条件的数据传输使处理器能够继续执行而不会中断管道。但是，并非所有代码都能够利用立即执行，这在指针取消引用和副作用的情况下可能会很危险。

![conditional hazard 2](https://diveintosystems.org/book/C5-Arch/_images/controlHazardsol.png)

Figure 4. Potential solutions for handling control hazards.
图 4.处理控制危害的潜在解决方案。
### 引用

1. Peter Bright. [Google: Software is never going to be able to fix Spectre-type bugs](https://arstechnica.com/gadgets/2019/02/google-software-is-never-going-to-be-able-to-fix-spectre-type-bugs/) _Ars Technica_ 2019.