
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -300.95

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20.84

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.84

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.00   36.04   36.04 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.01    0.02   36.06 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.75    7.24   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.30 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.30   data arrival time
-----------------------------------------------------------------------------
                                 34.90   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.73   29.51   42.62   42.62 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.51    0.10   42.72 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.67   74.79   67.78  110.49 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 74.79    0.08  110.57 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.23   19.59   42.54  153.11 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.59    0.01  153.12 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.69   22.02  175.14 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.69    0.00  175.14 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.94   12.00   20.36  195.50 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.02    0.25  195.75 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.54  216.29 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.03  216.32 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.22   24.28  240.59 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.22    0.02  240.61 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.20   28.22  268.83 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.20    0.01  268.84 ^ resp_msg[13] (out)
                                268.84   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.84   data arrival time
-----------------------------------------------------------------------------
                                -20.84   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.73   29.51   42.62   42.62 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.51    0.10   42.72 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.67   74.79   67.78  110.49 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 74.79    0.08  110.57 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.23   19.59   42.54  153.11 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.59    0.01  153.12 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.69   22.02  175.14 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.69    0.00  175.14 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.94   12.00   20.36  195.50 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.02    0.25  195.75 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.54  216.29 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.03  216.32 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.22   24.28  240.59 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.22    0.02  240.61 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.20   28.22  268.83 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.20    0.01  268.84 ^ resp_msg[13] (out)
                                268.84   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.84   data arrival time
-----------------------------------------------------------------------------
                                -20.84   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.62e-04 100.0%
                          67.9%      32.1%       0.0%
