<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1517' ll='1520' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildNot(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1514'>/// Build and insert a bitwise not,
  /// \p NegOne = G_CONSTANT -1
  /// \p Res = G_OR \p Op0, NegOne</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3165' u='c' c='_ZN4llvm14CombinerHelper24applyXorOfAndWithSameRegERNS_12MachineInstrERSt4pairINS_8RegisterES4_E'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2583' u='c' c='_ZL19buildBitFieldInsertRN4llvm16MachineIRBuilderENS_8RegisterES2_S2_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5989' u='c' c='_ZN4llvm15LegalizerHelper22lowerAddSubSatToMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6255' u='c' c='_ZN4llvm15LegalizerHelper11lowerSelectERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1978' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='197' u='c' c='_ZN32AArch64GISelMITest_BuildXor_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='201' u='c' c='_ZN32AArch64GISelMITest_BuildXor_Test8TestBodyEv'/>
