{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649838525693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649838525704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 10:28:45 2022 " "Processing started: Wed Apr 13 10:28:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649838525704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838525704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838525705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649838526414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649838526414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincoslut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincoslut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincoslut-SYN " "Found design unit 1: sincoslut-SYN" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537249 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincosLUT " "Found entity 1: sincosLUT" {  } { { "sincos/sincosLUT.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_a_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_a_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_a_lut-SYN " "Found design unit 1: f_a_lut-SYN" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537257 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_a_lut " "Found entity 1: f_a_lut" {  } { { "f_a_lut.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_muller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file box_muller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Box_Muller-behavior " "Found design unit 1: Box_Muller-behavior" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Box_Muller " "Found entity 1: Box_Muller" {  } { { "Box_Muller.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD_2b-behavior " "Found design unit 1: LOD_2b-behavior" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537273 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD_2b " "Found entity 1: LOD_2b" {  } { { "LOD_2b.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOD-behavior " "Found design unit 1: LOD-behavior" {  } { { "LOD.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537281 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOD " "Found entity 1: LOD" {  } { { "LOD.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_counter-behavior " "Found design unit 1: ones_counter-behavior" {  } { { "ones_counter.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537289 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_counter " "Found entity 1: ones_counter" {  } { { "ones_counter.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_mux-SYN " "Found design unit 1: au_mux-SYN" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537299 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_MUX " "Found entity 1: AU_MUX" {  } { { "AU_MUX.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit-behavior " "Found design unit 1: addressing_unit-behavior" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537309 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit " "Found entity 1: addressing_unit" {  } { { "addressing_unit.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_b_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_b_lut-SYN " "Found design unit 1: f_b_lut-SYN" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537317 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_b_lut " "Found entity 1: f_b_lut" {  } { { "f_b_lut.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block-behavior " "Found design unit 1: f_block-behavior" {  } { { "f_block.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537325 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block " "Found entity 1: f_block" {  } { { "f_block.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_block_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_block_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_block_tb-behavior " "Found design unit 1: f_block_tb-behavior" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537333 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_block_tb " "Found entity 1: f_block_tb" {  } { { "f_block_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressing_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressing_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressing_unit_tb-behavior " "Found design unit 1: addressing_unit_tb-behavior" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537342 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit_tb " "Found entity 1: addressing_unit_tb" {  } { { "addressing_unit_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/sincos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/sincos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos-Behavioural " "Found design unit 1: sincos-Behavioural" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537351 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/sincos.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649838537351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537351 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mult f_block.vhd(75) " "VHDL error at f_block.vhd(75): object \"mult\" is used but not declared" {  } { { "f_block.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 75 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649838537353 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "SIGNED f_block.vhd(75) " "VHDL Type Conversion error at f_block.vhd(75): can't determine type of object or expression near text or symbol \"SIGNED\"" {  } { { "f_block.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd" 75 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649838537354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649838537498 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 10:28:57 2022 " "Processing ended: Wed Apr 13 10:28:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649838537498 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649838537498 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649838537498 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838537498 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649838538174 ""}
