/***********************************************/
/* Author : Ahmed Gamal                        */
/* Version: V01                                */
/* Date   : 8 Aug 2020                         */
/***********************************************/
#ifndef RCC_CONFIG_H
#define RCC_CONFIG_H

/* RCC_CLOCK_TYPE options:  RCC_HSE_CRYSTAL
                            RCC_HSE_RC
			                RCC_HSI
			                RCC_PLL              */
#define RCC_CLOCK_TYPE    RCC_HSE_CRYSTAL

/* RCC_PLL_INPUT Optoins :  RCC_PLL_IN_HSI_DIV_2
                            RCC_PLL_IN_HSE_DIV_2
						    RCC_PLL_IN_HSE           */
/* Note: Select value only if you have PLL as input clock source*/
#if RCC_CLOCK_TYPE == RCC_PLL
#define RCC_PLL_INPUT     RCC_PLL_IN_HSE_DIV_2
#endif

/*RCC_PLL_MUL_VAL options : 2 to 16*/
/* Note: Select value only if you have PLL as input clock source*/
/*PLL multiplication factor>>These bits can be written only when PLL is disabled.*/
#if RCC_CLOCK_TYPE == RCC_PLL
#define RCC_PLL_MUL_VAL   4          
#endif


#endif