// Seed: 3634302307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wor id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9;
  parameter id_10 = 1;
  wire id_11, id_12;
  assign id_4 = id_12;
  assign id_1 = id_8;
  assign id_1 = id_10;
  wire id_13;
  assign id_5 = 1 == -1;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  assign id_1 = -1;
  logic id_3;
  logic id_4;
  final id_1 <= id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
