Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Feb 22 12:47:44 2026
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file C:/Users/hridd/VISOR/reports/utilization_hierarchical.txt
| Design       : RISCV_Pipeline
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
|      Instance      | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| RISCV_Pipeline     |  (top) |         10 |         10 |       0 |    0 |  36 |      0 |      0 |          0 |
|   (RISCV_Pipeline) |  (top) |          8 |          8 |       0 |    0 |  33 |      0 |      0 |          0 |
+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


