0.6
2018.3
Dec  7 2018
00:33:28
D:/SJTU/archlabs/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sim_1/new/Top_tb.v,1685370325,verilog,,,,Top_tb,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v,1684418254,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1684418856,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1685453714,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,1685452407,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,,Registers,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,1685022163,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v,,dataMemory,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v,1684922284,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,1685349094,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX_32bits.v,,InstMemory,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX_32bits.v,1683685456,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX_5bits.v,,MUX_32bits,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MUX_5bits.v,1683689960,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/PC.v,,MUX_5bits,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/PC.v,1684998098,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,1685714403,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer1.v,,Top,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer1.v,1685004829,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer2.v,,buffer1,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer2.v,1685370054,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer3.v,,buffer2,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer3.v,1685371545,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer4.v,,buffer3,,,,,,,,
D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/new/buffer4.v,1685363532,verilog,,D:/SJTU/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,,buffer4,,,,,,,,
