Source Block: zipcpu/rtl/core/memops.v@123:149@HdlStmProcess
	assign	gbl_stb = (i_stb)&&((WITH_LOCAL_BUS==0)||(i_addr[31:24]!=8'hff))
				&&(!misaligned);

	initial	r_wb_cyc_gbl = 1'b0;
	initial	r_wb_cyc_lcl = 1'b0;
	always @(posedge i_clk)
		if (i_reset)
		begin
			r_wb_cyc_gbl <= 1'b0;
			r_wb_cyc_lcl <= 1'b0;
		end else if ((r_wb_cyc_gbl)||(r_wb_cyc_lcl))
		begin
			if ((i_wb_ack)||(i_wb_err))
			begin
				r_wb_cyc_gbl <= 1'b0;
				r_wb_cyc_lcl <= 1'b0;
			end
		end else if (i_stb) // New memory operation
		begin // Grab the wishbone
			r_wb_cyc_lcl <= lcl_stb;
			r_wb_cyc_gbl <= gbl_stb;
		end
	initial	o_wb_stb_gbl = 1'b0;
	always @(posedge i_clk)
		if ((i_reset)||((i_wb_err)&&(r_wb_cyc_gbl)))
			o_wb_stb_gbl <= 1'b0;
		else if (o_wb_cyc_gbl)

Diff Content:
- 140 		end else if (i_stb) // New memory operation
- 141 		begin // Grab the wishbone
- 142 			r_wb_cyc_lcl <= lcl_stb;
- 143 			r_wb_cyc_gbl <= gbl_stb;
+ 143 		end else begin // New memory operation
+ 143 			r_wb_cyc_lcl <= (lcl_stb)&&(!misaligned);
+ 143 			r_wb_cyc_gbl <= (gbl_stb)&&(!misaligned);

Clone Blocks:
