<p> </p><p>AI : Check with Manader if ACHL error cleanup required ? <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> </p><h1 id="Design/VerificationStatus01/05/2017-CCP:">CCP: </h1><ul><li>One config working with 1024 bus, will work on other configs </li></ul><p> </p><h1 id="Design/VerificationStatus01/05/2017-DMI:">DMI:</h1><ul><li>Verification<ul><li>Address packing function implementation pending</li><li>Bring up regression in progress</li><li>Random Regressions pending </li><li>80% pass rate without CCP (as of npw 20% are expected to be Tb issues)</li></ul></li><li>RTL<ul><li>No open RTL bug</li><li>Place holder block integration and Address packing integration pending for RTL complete<br/><br/></li></ul></li></ul><h1 id="Design/VerificationStatus01/05/2017-TopLevel:">Top Level:</h1><ul><li>Pending<ul><li>Signal clean up </li><li>resiliency stitching</li></ul></li></ul><p> </p><h1 id="Design/VerificationStatus01/05/2017-AIU:">AIU:</h1><ul><li>Verification<ul><li>4 open RTL bugs</li><li>Regressions : 50% pass rate </li></ul></li><li>RTL<ul><li>Wiring on place holder module pending for RTL complete</li></ul></li></ul><p> </p><h1 id="Design/VerificationStatus01/05/2017-NCB:">NCB:</h1><ul><li>Verification<ul><li>Early STR issues need to be resolved </li><li>Regressions<ul><li>without CCP 100% pass rate</li><li>CCP no allocate 95%pass rate</li><li>CCP allocate test clenning up bring up list</li><li>Pending<ul><li>CSR, Maitaninace ops &amp; errors  </li></ul></li></ul></li></ul></li><li>RTL<ul><li>Pending placeholder integration to declare RTL complete</li></ul></li></ul><p> </p><h1 id="Design/VerificationStatus01/05/2017-DCE:">DCE:</h1><ul><li>Nothing to report<br/><br/></li></ul><h1 id="Design/VerificationStatus01/05/2017-System">System</h1><p><br/><br/></p><p> </p>