# Week1-RISC-V-Chip-Tapeout-Program-VSD
Welcome to my journey through the **SoC Tapeout Program (VSD)**!  

This repository captures my **step-by-step learning and progress** of week1 as I work through  tasks and milestones.  

---
## ðŸ“Œ About the Program
This program offers hands-on experience in designing a **System-on-Chip (SoC)**, starting from **RTL design** and taking it all the way to **GDSII** using open-source EDA tools.  
It is part of one of the **largest collaborative RISC-V tapeout initiatives in India**, bringing together thousands of participants to strengthen the countryâ€™s **semiconductor ecosystem** and nurture a new generation of chip designers.  

---

## Day 1: Introduction to Verilog RTL Design & Synthesis
- [Day 1 Materials](./Day1/README.md)
- Basics of Verilog HDL
- RTL (Register Transfer Level) design principles
- Overview of synthesis and its role in digital design

---

## Day 2: Timing Libraries, Synthesis Strategies, and Optimized Flip-Flop Coding
- [Day 2 Materials](./Day2/README.md)
- Understanding timing libraries and constraints
- Different synthesis strategies for optimal design
- Efficient flip-flop coding techniques in Verilog

---

## Day 3: Optimizing Combinational and Sequential Circuits
- [Day 3 Materials](./Day3/README.md)
- Logic optimization for combinational circuits
- Sequential circuit optimization techniques
- Reducing area, power, and delay in designs

---

## Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch
- [Day 4 Materials](./Day4/README.md)
- Performing Gate-Level Simulation
- Differences between blocking (`=`) and non-blocking (`<=`) assignments
- Common synthesis-simulation mismatches and solutions

---

## Day 5: Optimization in Synthesis
- [Day 5 Materials](./Day5/README.md)
- Advanced optimization techniques in synthesis
- Improving design performance and area
- Analyzing trade-offs in timing, power, and resources

---

## Learning Outcomes
- Strong grasp of Verilog RTL design concepts
- Ability to perform synthesis and analyze results
- Knowledge of optimization techniques for better digital designs

  ---
## ðŸ¤ Acknowledgements
Special thanks to **VSD, RISC-V Community, and the Open-Source EDA Developers** for providing the opportunity and resources to explore the world of chip design.  
