Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 10:55:45 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file buttonDebouncing_timing_summary_routed.rpt -pb buttonDebouncing_timing_summary_routed.pb -rpx buttonDebouncing_timing_summary_routed.rpx -warn_on_violation
| Design       : buttonDebouncing
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     44          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: key_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debouncing/key_out_reg_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debouncing/key_out_reg_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debouncing/key_out_reg_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: div/clk_10ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shifter/led_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 4.358ns (65.519%)  route 2.294ns (34.481%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[3]_lopt_replica/C
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  shifter/led_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.294     2.904    lopt_3
    N4                   OBUF (Prop_obuf_I_O)         3.748     6.651 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.651    led_out[3]
    N4                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 4.395ns (66.526%)  route 2.211ns (33.474%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[4]_lopt_replica/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.497     0.497 r  shifter/led_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.211     2.708    lopt_4
    M4                   OBUF (Prop_obuf_I_O)         3.898     6.606 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.606    led_out[4]
    M4                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 4.287ns (65.800%)  route 2.228ns (34.200%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDCE                         0.000     0.000 r  shifter/led_out_reg[7]_lopt_replica/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  shifter/led_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.228     2.764    lopt_7
    L3                   OBUF (Prop_obuf_I_O)         3.751     6.515 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.515    led_out[7]
    L3                                                                r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.292ns (66.004%)  route 2.211ns (33.996%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDCE                         0.000     0.000 r  shifter/led_out_reg[5]_lopt_replica/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  shifter/led_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.211     2.747    lopt_5
    M3                   OBUF (Prop_obuf_I_O)         3.756     6.502 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.502    led_out[5]
    M3                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.429ns  (logic 4.365ns (67.900%)  route 2.064ns (32.100%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[2]_lopt_replica/C
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  shifter/led_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.064     2.674    lopt_2
    P3                   OBUF (Prop_obuf_I_O)         3.755     6.429 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.429    led_out[2]
    P3                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 4.289ns (67.359%)  route 2.078ns (32.641%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE                         0.000     0.000 r  shifter/led_out_reg[6]_lopt_replica/C
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  shifter/led_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.078     2.614    lopt_6
    L4                   OBUF (Prop_obuf_I_O)         3.753     6.367 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.367    led_out[6]
    L4                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 4.293ns (67.494%)  route 2.068ns (32.506%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[1]_lopt_replica/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  shifter/led_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.068     2.604    lopt_1
    P4                   OBUF (Prop_obuf_I_O)         3.757     6.361 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.361    led_out[1]
    P4                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 4.315ns (68.574%)  route 1.978ns (31.426%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDPE                         0.000     0.000 r  shifter/led_out_reg[0]_lopt_replica/C
    SLICE_X89Y76         FDPE (Prop_fdpe_C_Q)         0.536     0.536 r  shifter/led_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.978     2.514    lopt
    R3                   OBUF (Prop_obuf_I_O)         3.779     6.293 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.293    led_out[0]
    R3                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            debouncing/ST_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.440ns  (logic 1.836ns (33.747%)  route 3.604ns (66.253%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    D3                   IBUF (Prop_ibuf_I_O)         1.688     1.688 r  key_in_IBUF_inst/O
                         net (fo=6, routed)           2.869     4.557    debouncing/key_in_IBUF
    SLICE_X86Y79         LUT3 (Prop_lut3_I2_O)        0.148     4.705 r  debouncing/ST[0]_C_i_1/O
                         net (fo=2, routed)           0.735     5.440    debouncing/Next_ST[0]
    SLICE_X86Y80         FDCE                                         r  debouncing/ST_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            debouncing/ST_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.381ns  (logic 1.836ns (34.118%)  route 3.545ns (65.882%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    D3                   IBUF (Prop_ibuf_I_O)         1.688     1.688 f  key_in_IBUF_inst/O
                         net (fo=6, routed)           2.973     4.661    debouncing/key_in_IBUF
    SLICE_X87Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.809 f  debouncing/ST_reg[1]_LDC_i_1/O
                         net (fo=5, routed)           0.572     5.381    debouncing/ST_reg[1]_LDC_i_1_n_0
    SLICE_X87Y79         FDPE                                         f  debouncing/ST_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shifter/led_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.177ns (70.706%)  route 0.073ns (29.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[7]/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  shifter/led_out_reg[7]/Q
                         net (fo=2, routed)           0.073     0.250    shifter/Q[7]
    SLICE_X88Y76         FDPE                                         r  shifter/led_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.177ns (57.770%)  route 0.129ns (42.230%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[7]/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  shifter/led_out_reg[7]/Q
                         net (fo=2, routed)           0.129     0.306    shifter/Q[7]
    SLICE_X89Y76         FDPE                                         r  shifter/led_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            shifter/led_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.223ns (63.099%)  route 0.130ns (36.901%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDPE                         0.000     0.000 r  shifter/led_out_reg[0]/C
    SLICE_X88Y76         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  shifter/led_out_reg[0]/Q
                         net (fo=2, routed)           0.130     0.353    shifter/Q[0]
    SLICE_X89Y76         FDCE                                         r  shifter/led_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.223ns (60.996%)  route 0.143ns (39.004%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[2]/C
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  shifter/led_out_reg[2]/Q
                         net (fo=2, routed)           0.143     0.366    shifter/Q[2]
    SLICE_X89Y76         FDCE                                         r  shifter/led_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.193ns (51.697%)  route 0.180ns (48.303%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[3]/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shifter/led_out_reg[3]/Q
                         net (fo=2, routed)           0.180     0.373    shifter/Q[3]
    SLICE_X89Y76         FDCE                                         r  shifter/led_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncing/ST_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            debouncing/ST_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.255ns (65.828%)  route 0.132ns (34.172%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDPE                         0.000     0.000 r  debouncing/ST_reg[0]_P/C
    SLICE_X87Y79         FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  debouncing/ST_reg[0]_P/Q
                         net (fo=3, routed)           0.132     0.325    debouncing/ST_reg[0]_P_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I4_O)        0.062     0.387 r  debouncing/ST[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    debouncing/Next_ST[2]
    SLICE_X86Y79         FDCE                                         r  debouncing/ST_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            shifter/led_out_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.223ns (53.162%)  route 0.196ns (46.838%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDPE                         0.000     0.000 r  shifter/led_out_reg[0]/C
    SLICE_X88Y76         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  shifter/led_out_reg[0]/Q
                         net (fo=2, routed)           0.196     0.419    shifter/Q[0]
    SLICE_X89Y76         FDCE                                         r  shifter/led_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.223ns (51.407%)  route 0.211ns (48.593%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[2]/C
    SLICE_X88Y76         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  shifter/led_out_reg[2]/Q
                         net (fo=2, routed)           0.211     0.434    shifter/Q[2]
    SLICE_X88Y76         FDCE                                         r  shifter/led_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.193ns (44.199%)  route 0.244ns (55.801%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE                         0.000     0.000 r  shifter/led_out_reg[5]/C
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shifter/led_out_reg[5]/Q
                         net (fo=2, routed)           0.244     0.437    shifter/Q[5]
    SLICE_X86Y81         FDCE                                         r  shifter/led_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter/led_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifter/led_out_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.193ns (43.712%)  route 0.249ns (56.288%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE                         0.000     0.000 r  shifter/led_out_reg[3]/C
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shifter/led_out_reg[3]/Q
                         net (fo=2, routed)           0.249     0.442    shifter/Q[3]
    SLICE_X89Y76         FDCE                                         r  shifter/led_out_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





