
<!DOCTYPE html>
<html>
<head>
    <title>Senior ASIC/SoC Verification Storage Protocol Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Talent Merchants is looking for Senior ASIC/SoC Verification Storage Protocol Engineer!</h1>
            <h2>Contract W2 | San Jose, CA</h2>
            <h2>Senior ASIC/SoC Verification Storage Protocol Engineer</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>**This is a W-2 Contract Position** Company is a world leader in Memory, System LSI and LCD technologies. We are currently looking for Senior ASIC/SOC Verification Engineer (Contract Position) to join our team in San Jose, CA. The Memory Solutions Lab (MSL) is part of company's Memory Business Unit, the industry's technology and volume leader in DRAM, NAND Flash, SRAM memory. MSL's vision is to solve key problems & optimize architecture solutions for Cloud & Data center environments. We are an integral part of company's strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps. We are currently looking for a Senior ASIC/So C Verification Engineer (Contract Position) to join our team in San Jose, CA. He or she will join a team of experts in researching and developing innovative data center/ cloud networking, storage, and compute ASIC/ FPGA and system solutions. The ideal candidate must have prior experience developing Verification architecture and design of leading edge networking, storage, embedded computing ASIC and/ or FPGA.<br>Responsibilities:• : Verify internally developed RTL IP using 3rd party NVMe Verification IPDevelop NVMe Verification test suite to test internally developed RTL IPExpertise in developing block level / system level verification environments using System Verilog and UVMExpertise to develop BFMs / Checkers / monitors / Scoreboards Experience in developing block/system level verification plans and tests Must have capability to debug test failures to find the root cause Experience in code / functional coverage Experience in constrained random testing Must have PCIe and NVMe or other storage protocol knowledge to build verification environment, debug issues and white box level testing Working experience in Simulation tools like Mentor Modelsim/Questasim, Synthesis tools, Coverage tools, and Regression tools Working experience in IP/So C verification using AMBA AXI, DMA, FIFO, etc modules Knowledge of scripting languages like Perl, Tcl Work with other hardware/ software architects developing one of a kind innovative FPGA prototypes, contribute to feasibility studies & developing solutions Assist architects developing Linux/ Windows device driver, test and debug Background / Experience:B<br>• S<br>• , or M<br>• S<br>• in Computer Engineering or Electrical Engineering Prior Verification experience and expertise in NVMe or other storage protocol required In depth expertise in storage interface technologies: PCIe, other In depth background in Verification development, debug, simulation, test bench creation and debug using relevant tools (Synopsys, Mentor, Cadence, or FPGA tools)Exposure to Flash controller internal architecture and organization is desired Skills and Abilities:Must be highly motivated with excellent verbal and written communication skills<br>• Demonstrated attention to detail Ability to meet aggressive project deadlines in a team environment Ability to work successfully with cross-functional teams, including coordinating across organizational boundaries and geographies<br>• Ability to create near term value within a strategic research environment<br>• Comfortable working in a multinational environment and understands how to leverage cultural diversity 082216 For more information please submit resume or contact:Samuel Merchantsamm@talentmerchants<br>• com510-851-3594 **This is a W-2 Contract Position*<br>Qualifications:• *</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    