{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728814581267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728814581267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 23:16:21 2024 " "Processing started: Sun Oct 13 23:16:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728814581267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814581267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiprocessor -c multiprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiprocessor -c multiprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814581267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728814582632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/synthesis/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top/synthesis/top.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590281 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top/synthesis/top.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/top_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/synthesis/top_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_rst_controller-rtl " "Found design unit 1: top_rst_controller-rtl" {  } { { "top/synthesis/top_rst_controller.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590281 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_rst_controller " "Found entity 1: top_rst_controller" {  } { { "top/synthesis/top_rst_controller.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/top_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/synthesis/top_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_rst_controller_001-rtl " "Found design unit 1: top_rst_controller_001-rtl" {  } { { "top/synthesis/top_rst_controller_001.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590297 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_rst_controller_001 " "Found entity 1: top_rst_controller_001" {  } { { "top/synthesis/top_rst_controller_001.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/top_rst_controller_005.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/synthesis/top_rst_controller_005.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_rst_controller_005-rtl " "Found design unit 1: top_rst_controller_005-rtl" {  } { { "top/synthesis/top_rst_controller_005.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_005.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590304 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_rst_controller_005 " "Found entity 1: top_rst_controller_005" {  } { { "top/synthesis/top_rst_controller_005.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_005.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "top/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_irq_mapper_001 " "Found entity 1: top_irq_mapper_001" {  } { { "top/synthesis/submodules/top_irq_mapper_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_irq_mapper " "Found entity 1: top_irq_mapper" {  } { { "top/synthesis/submodules/top_irq_mapper.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0 " "Found entity 1: top_mm_interconnect_0" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: top_mm_interconnect_0_avalon_st_adapter" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_mux_004 " "Found entity 1: top_mm_interconnect_0_rsp_mux_004" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_mux_002 " "Found entity 1: top_mm_interconnect_0_rsp_mux_002" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_mux " "Found entity 1: top_mm_interconnect_0_rsp_mux" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_demux_006 " "Found entity 1: top_mm_interconnect_0_rsp_demux_006" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_demux_004 " "Found entity 1: top_mm_interconnect_0_rsp_demux_004" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_demux_001 " "Found entity 1: top_mm_interconnect_0_rsp_demux_001" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_rsp_demux " "Found entity 1: top_mm_interconnect_0_rsp_demux" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_mux_006 " "Found entity 1: top_mm_interconnect_0_cmd_mux_006" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_mux_004 " "Found entity 1: top_mm_interconnect_0_cmd_mux_004" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_mux_001 " "Found entity 1: top_mm_interconnect_0_cmd_mux_001" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_mux " "Found entity 1: top_mm_interconnect_0_cmd_mux" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_demux_004 " "Found entity 1: top_mm_interconnect_0_cmd_demux_004" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_demux_002 " "Found entity 1: top_mm_interconnect_0_cmd_demux_002" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_cmd_demux " "Found entity 1: top_mm_interconnect_0_cmd_demux" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "top/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590544 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "top/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_022_default_decode " "Found entity 1: top_mm_interconnect_0_router_022_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590563 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_022 " "Found entity 2: top_mm_interconnect_0_router_022" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_021_default_decode " "Found entity 1: top_mm_interconnect_0_router_021_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590567 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_021 " "Found entity 2: top_mm_interconnect_0_router_021" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_019_default_decode " "Found entity 1: top_mm_interconnect_0_router_019_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590570 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_019 " "Found entity 2: top_mm_interconnect_0_router_019" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_018_default_decode " "Found entity 1: top_mm_interconnect_0_router_018_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590574 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_018 " "Found entity 2: top_mm_interconnect_0_router_018" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_016_default_decode " "Found entity 1: top_mm_interconnect_0_router_016_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590577 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_016 " "Found entity 2: top_mm_interconnect_0_router_016" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_015_default_decode " "Found entity 1: top_mm_interconnect_0_router_015_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590581 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_015 " "Found entity 2: top_mm_interconnect_0_router_015" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_014_default_decode " "Found entity 1: top_mm_interconnect_0_router_014_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590592 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_014 " "Found entity 2: top_mm_interconnect_0_router_014" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_012_default_decode " "Found entity 1: top_mm_interconnect_0_router_012_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590597 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_012 " "Found entity 2: top_mm_interconnect_0_router_012" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_010_default_decode " "Found entity 1: top_mm_interconnect_0_router_010_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590600 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_010 " "Found entity 2: top_mm_interconnect_0_router_010" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_009_default_decode " "Found entity 1: top_mm_interconnect_0_router_009_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590604 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_009 " "Found entity 2: top_mm_interconnect_0_router_009" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_008_default_decode " "Found entity 1: top_mm_interconnect_0_router_008_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590607 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_008 " "Found entity 2: top_mm_interconnect_0_router_008" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_007_default_decode " "Found entity 1: top_mm_interconnect_0_router_007_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590611 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_007 " "Found entity 2: top_mm_interconnect_0_router_007" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_006_default_decode " "Found entity 1: top_mm_interconnect_0_router_006_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590615 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_006 " "Found entity 2: top_mm_interconnect_0_router_006" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_005_default_decode " "Found entity 1: top_mm_interconnect_0_router_005_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590619 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_005 " "Found entity 2: top_mm_interconnect_0_router_005" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_004_default_decode " "Found entity 1: top_mm_interconnect_0_router_004_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590623 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_004 " "Found entity 2: top_mm_interconnect_0_router_004" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_003_default_decode " "Found entity 1: top_mm_interconnect_0_router_003_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590633 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_003 " "Found entity 2: top_mm_interconnect_0_router_003" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_002_default_decode " "Found entity 1: top_mm_interconnect_0_router_002_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590644 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_002 " "Found entity 2: top_mm_interconnect_0_router_002" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_001_default_decode " "Found entity 1: top_mm_interconnect_0_router_001_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590655 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router_001 " "Found entity 2: top_mm_interconnect_0_router_001" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728814590667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0_router_default_decode " "Found entity 1: top_mm_interconnect_0_router_default_decode" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590670 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_0_router " "Found entity 2: top_mm_interconnect_0_router" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_timer_0 " "Found entity 1: top_timer_0" {  } { { "top/synthesis/submodules/top_timer_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sysid_qsys " "Found entity 1: top_sysid_qsys" {  } { { "top/synthesis/submodules/top_sysid_qsys.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sys_sdram_pll_0 " "Found entity 1: top_sys_sdram_pll_0" {  } { { "top/synthesis/submodules/top_sys_sdram_pll_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "top/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_switches " "Found entity 1: top_switches" {  } { { "top/synthesis/submodules/top_switches.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_input_efifo_module " "Found entity 1: top_sdram_input_efifo_module" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590769 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_sdram " "Found entity 2: top_sdram" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mutex " "Found entity 1: top_mutex" {  } { { "top/synthesis/submodules/top_mutex.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_jtag_uart0.v 5 5 " "Found 5 design units, including 5 entities, in source file top/synthesis/submodules/top_jtag_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_jtag_uart0_sim_scfifo_w " "Found entity 1: top_jtag_uart0_sim_scfifo_w" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590788 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_jtag_uart0_scfifo_w " "Found entity 2: top_jtag_uart0_scfifo_w" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590788 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_jtag_uart0_sim_scfifo_r " "Found entity 3: top_jtag_uart0_sim_scfifo_r" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590788 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_jtag_uart0_scfifo_r " "Found entity 4: top_jtag_uart0_scfifo_r" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590788 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_jtag_uart0 " "Found entity 5: top_jtag_uart0" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3 " "Found entity 1: top_cpu_3" {  } { { "top/synthesis/submodules/top_cpu_3.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_ic_data_module " "Found entity 1: top_cpu_3_cpu_ic_data_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_cpu_3_cpu_ic_tag_module " "Found entity 2: top_cpu_3_cpu_ic_tag_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_cpu_3_cpu_bht_module " "Found entity 3: top_cpu_3_cpu_bht_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_cpu_3_cpu_register_bank_a_module " "Found entity 4: top_cpu_3_cpu_register_bank_a_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_cpu_3_cpu_register_bank_b_module " "Found entity 5: top_cpu_3_cpu_register_bank_b_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_cpu_3_cpu_dc_tag_module " "Found entity 6: top_cpu_3_cpu_dc_tag_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_cpu_3_cpu_dc_data_module " "Found entity 7: top_cpu_3_cpu_dc_data_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_cpu_3_cpu_dc_victim_module " "Found entity 8: top_cpu_3_cpu_dc_victim_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_cpu_3_cpu_nios2_oci_debug " "Found entity 9: top_cpu_3_cpu_nios2_oci_debug" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_cpu_3_cpu_nios2_oci_break " "Found entity 10: top_cpu_3_cpu_nios2_oci_break" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_cpu_3_cpu_nios2_oci_xbrk " "Found entity 11: top_cpu_3_cpu_nios2_oci_xbrk" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_cpu_3_cpu_nios2_oci_dbrk " "Found entity 12: top_cpu_3_cpu_nios2_oci_dbrk" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_cpu_3_cpu_nios2_oci_itrace " "Found entity 13: top_cpu_3_cpu_nios2_oci_itrace" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_cpu_3_cpu_nios2_oci_td_mode " "Found entity 14: top_cpu_3_cpu_nios2_oci_td_mode" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_cpu_3_cpu_nios2_oci_dtrace " "Found entity 15: top_cpu_3_cpu_nios2_oci_dtrace" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_cpu_3_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_cpu_3_cpu_nios2_oci_fifo_cnt_inc" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_cpu_3_cpu_nios2_oci_fifo " "Found entity 19: top_cpu_3_cpu_nios2_oci_fifo" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_cpu_3_cpu_nios2_oci_pib " "Found entity 20: top_cpu_3_cpu_nios2_oci_pib" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_cpu_3_cpu_nios2_oci_im " "Found entity 21: top_cpu_3_cpu_nios2_oci_im" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_cpu_3_cpu_nios2_performance_monitors " "Found entity 22: top_cpu_3_cpu_nios2_performance_monitors" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_cpu_3_cpu_nios2_avalon_reg " "Found entity 23: top_cpu_3_cpu_nios2_avalon_reg" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_cpu_3_cpu_ociram_sp_ram_module " "Found entity 24: top_cpu_3_cpu_ociram_sp_ram_module" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_cpu_3_cpu_nios2_ocimem " "Found entity 25: top_cpu_3_cpu_nios2_ocimem" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_cpu_3_cpu_nios2_oci " "Found entity 26: top_cpu_3_cpu_nios2_oci" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_cpu_3_cpu " "Found entity 27: top_cpu_3_cpu" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_debug_slave_sysclk " "Found entity 1: top_cpu_3_cpu_debug_slave_sysclk" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_sysclk.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_debug_slave_tck " "Found entity 1: top_cpu_3_cpu_debug_slave_tck" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_tck.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_debug_slave_wrapper " "Found entity 1: top_cpu_3_cpu_debug_slave_wrapper" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_mult_cell " "Found entity 1: top_cpu_3_cpu_mult_cell" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_mult_cell.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_3_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_3_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_3_cpu_test_bench " "Found entity 1: top_cpu_3_cpu_test_bench" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_test_bench.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2 " "Found entity 1: top_cpu_2" {  } { { "top/synthesis/submodules/top_cpu_2.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_ic_data_module " "Found entity 1: top_cpu_2_cpu_ic_data_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_cpu_2_cpu_ic_tag_module " "Found entity 2: top_cpu_2_cpu_ic_tag_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_cpu_2_cpu_bht_module " "Found entity 3: top_cpu_2_cpu_bht_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_cpu_2_cpu_register_bank_a_module " "Found entity 4: top_cpu_2_cpu_register_bank_a_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_cpu_2_cpu_register_bank_b_module " "Found entity 5: top_cpu_2_cpu_register_bank_b_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_cpu_2_cpu_dc_tag_module " "Found entity 6: top_cpu_2_cpu_dc_tag_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_cpu_2_cpu_dc_data_module " "Found entity 7: top_cpu_2_cpu_dc_data_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_cpu_2_cpu_dc_victim_module " "Found entity 8: top_cpu_2_cpu_dc_victim_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_cpu_2_cpu_nios2_oci_debug " "Found entity 9: top_cpu_2_cpu_nios2_oci_debug" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_cpu_2_cpu_nios2_oci_break " "Found entity 10: top_cpu_2_cpu_nios2_oci_break" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_cpu_2_cpu_nios2_oci_xbrk " "Found entity 11: top_cpu_2_cpu_nios2_oci_xbrk" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_cpu_2_cpu_nios2_oci_dbrk " "Found entity 12: top_cpu_2_cpu_nios2_oci_dbrk" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_cpu_2_cpu_nios2_oci_itrace " "Found entity 13: top_cpu_2_cpu_nios2_oci_itrace" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_cpu_2_cpu_nios2_oci_td_mode " "Found entity 14: top_cpu_2_cpu_nios2_oci_td_mode" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_cpu_2_cpu_nios2_oci_dtrace " "Found entity 15: top_cpu_2_cpu_nios2_oci_dtrace" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_cpu_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_cpu_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_cpu_2_cpu_nios2_oci_fifo " "Found entity 19: top_cpu_2_cpu_nios2_oci_fifo" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_cpu_2_cpu_nios2_oci_pib " "Found entity 20: top_cpu_2_cpu_nios2_oci_pib" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_cpu_2_cpu_nios2_oci_im " "Found entity 21: top_cpu_2_cpu_nios2_oci_im" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_cpu_2_cpu_nios2_performance_monitors " "Found entity 22: top_cpu_2_cpu_nios2_performance_monitors" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_cpu_2_cpu_nios2_avalon_reg " "Found entity 23: top_cpu_2_cpu_nios2_avalon_reg" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_cpu_2_cpu_ociram_sp_ram_module " "Found entity 24: top_cpu_2_cpu_ociram_sp_ram_module" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_cpu_2_cpu_nios2_ocimem " "Found entity 25: top_cpu_2_cpu_nios2_ocimem" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_cpu_2_cpu_nios2_oci " "Found entity 26: top_cpu_2_cpu_nios2_oci" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_cpu_2_cpu " "Found entity 27: top_cpu_2_cpu" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_debug_slave_sysclk " "Found entity 1: top_cpu_2_cpu_debug_slave_sysclk" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_sysclk.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_debug_slave_tck " "Found entity 1: top_cpu_2_cpu_debug_slave_tck" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_tck.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_debug_slave_wrapper " "Found entity 1: top_cpu_2_cpu_debug_slave_wrapper" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_mult_cell " "Found entity 1: top_cpu_2_cpu_mult_cell" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_mult_cell.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_2_cpu_test_bench " "Found entity 1: top_cpu_2_cpu_test_bench" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_test_bench.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1 " "Found entity 1: top_cpu_1" {  } { { "top/synthesis/submodules/top_cpu_1.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814591933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814591933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_ic_data_module " "Found entity 1: top_cpu_1_cpu_ic_data_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_cpu_1_cpu_ic_tag_module " "Found entity 2: top_cpu_1_cpu_ic_tag_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_cpu_1_cpu_bht_module " "Found entity 3: top_cpu_1_cpu_bht_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_cpu_1_cpu_register_bank_a_module " "Found entity 4: top_cpu_1_cpu_register_bank_a_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_cpu_1_cpu_register_bank_b_module " "Found entity 5: top_cpu_1_cpu_register_bank_b_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_cpu_1_cpu_dc_tag_module " "Found entity 6: top_cpu_1_cpu_dc_tag_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_cpu_1_cpu_dc_data_module " "Found entity 7: top_cpu_1_cpu_dc_data_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_cpu_1_cpu_dc_victim_module " "Found entity 8: top_cpu_1_cpu_dc_victim_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_cpu_1_cpu_nios2_oci_debug " "Found entity 9: top_cpu_1_cpu_nios2_oci_debug" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_cpu_1_cpu_nios2_oci_break " "Found entity 10: top_cpu_1_cpu_nios2_oci_break" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_cpu_1_cpu_nios2_oci_xbrk " "Found entity 11: top_cpu_1_cpu_nios2_oci_xbrk" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_cpu_1_cpu_nios2_oci_dbrk " "Found entity 12: top_cpu_1_cpu_nios2_oci_dbrk" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_cpu_1_cpu_nios2_oci_itrace " "Found entity 13: top_cpu_1_cpu_nios2_oci_itrace" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_cpu_1_cpu_nios2_oci_td_mode " "Found entity 14: top_cpu_1_cpu_nios2_oci_td_mode" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_cpu_1_cpu_nios2_oci_dtrace " "Found entity 15: top_cpu_1_cpu_nios2_oci_dtrace" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_cpu_1_cpu_nios2_oci_fifo " "Found entity 19: top_cpu_1_cpu_nios2_oci_fifo" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_cpu_1_cpu_nios2_oci_pib " "Found entity 20: top_cpu_1_cpu_nios2_oci_pib" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_cpu_1_cpu_nios2_oci_im " "Found entity 21: top_cpu_1_cpu_nios2_oci_im" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_cpu_1_cpu_nios2_performance_monitors " "Found entity 22: top_cpu_1_cpu_nios2_performance_monitors" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_cpu_1_cpu_nios2_avalon_reg " "Found entity 23: top_cpu_1_cpu_nios2_avalon_reg" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_cpu_1_cpu_ociram_sp_ram_module " "Found entity 24: top_cpu_1_cpu_ociram_sp_ram_module" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_cpu_1_cpu_nios2_ocimem " "Found entity 25: top_cpu_1_cpu_nios2_ocimem" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_cpu_1_cpu_nios2_oci " "Found entity 26: top_cpu_1_cpu_nios2_oci" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_cpu_1_cpu " "Found entity 27: top_cpu_1_cpu" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: top_cpu_1_cpu_debug_slave_sysclk" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_debug_slave_tck " "Found entity 1: top_cpu_1_cpu_debug_slave_tck" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: top_cpu_1_cpu_debug_slave_wrapper" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_mult_cell " "Found entity 1: top_cpu_1_cpu_mult_cell" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_1_cpu_test_bench " "Found entity 1: top_cpu_1_cpu_test_bench" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_test_bench.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0 " "Found entity 1: top_cpu_0" {  } { { "top/synthesis/submodules/top_cpu_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814592513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814592513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_ic_data_module " "Found entity 1: top_cpu_0_cpu_ic_data_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_cpu_0_cpu_ic_tag_module " "Found entity 2: top_cpu_0_cpu_ic_tag_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_cpu_0_cpu_bht_module " "Found entity 3: top_cpu_0_cpu_bht_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_cpu_0_cpu_register_bank_a_module " "Found entity 4: top_cpu_0_cpu_register_bank_a_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_cpu_0_cpu_register_bank_b_module " "Found entity 5: top_cpu_0_cpu_register_bank_b_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_cpu_0_cpu_dc_tag_module " "Found entity 6: top_cpu_0_cpu_dc_tag_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_cpu_0_cpu_dc_data_module " "Found entity 7: top_cpu_0_cpu_dc_data_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_cpu_0_cpu_dc_victim_module " "Found entity 8: top_cpu_0_cpu_dc_victim_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_cpu_0_cpu_nios2_oci_debug " "Found entity 9: top_cpu_0_cpu_nios2_oci_debug" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_cpu_0_cpu_nios2_oci_break " "Found entity 10: top_cpu_0_cpu_nios2_oci_break" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_cpu_0_cpu_nios2_oci_xbrk " "Found entity 11: top_cpu_0_cpu_nios2_oci_xbrk" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_cpu_0_cpu_nios2_oci_dbrk " "Found entity 12: top_cpu_0_cpu_nios2_oci_dbrk" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_cpu_0_cpu_nios2_oci_itrace " "Found entity 13: top_cpu_0_cpu_nios2_oci_itrace" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_cpu_0_cpu_nios2_oci_td_mode " "Found entity 14: top_cpu_0_cpu_nios2_oci_td_mode" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_cpu_0_cpu_nios2_oci_dtrace " "Found entity 15: top_cpu_0_cpu_nios2_oci_dtrace" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_cpu_0_cpu_nios2_oci_fifo " "Found entity 19: top_cpu_0_cpu_nios2_oci_fifo" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_cpu_0_cpu_nios2_oci_pib " "Found entity 20: top_cpu_0_cpu_nios2_oci_pib" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_cpu_0_cpu_nios2_oci_im " "Found entity 21: top_cpu_0_cpu_nios2_oci_im" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_cpu_0_cpu_nios2_performance_monitors " "Found entity 22: top_cpu_0_cpu_nios2_performance_monitors" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_cpu_0_cpu_nios2_avalon_reg " "Found entity 23: top_cpu_0_cpu_nios2_avalon_reg" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_cpu_0_cpu_ociram_sp_ram_module " "Found entity 24: top_cpu_0_cpu_ociram_sp_ram_module" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_cpu_0_cpu_nios2_ocimem " "Found entity 25: top_cpu_0_cpu_nios2_ocimem" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_cpu_0_cpu_nios2_oci " "Found entity 26: top_cpu_0_cpu_nios2_oci" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_cpu_0_cpu " "Found entity 27: top_cpu_0_cpu" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: top_cpu_0_cpu_debug_slave_sysclk" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_debug_slave_tck " "Found entity 1: top_cpu_0_cpu_debug_slave_tck" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: top_cpu_0_cpu_debug_slave_wrapper" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_mult_cell " "Found entity 1: top_cpu_0_cpu_mult_cell" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/synthesis/submodules/top_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpu_0_cpu_test_bench " "Found entity 1: top_cpu_0_cpu_test_bench" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_test_bench.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/top_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/top_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_inst-Structure " "Found design unit 1: top_inst-Structure" {  } { { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593089 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_inst " "Found entity 1: top_inst" {  } { { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593089 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram.v(318) " "Verilog HDL or VHDL warning at top_sdram.v(318): conditional expression evaluates to a constant" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1728814593110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram.v(328) " "Verilog HDL or VHDL warning at top_sdram.v(328): conditional expression evaluates to a constant" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1728814593110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram.v(338) " "Verilog HDL or VHDL warning at top_sdram.v(338): conditional expression evaluates to a constant" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1728814593110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram.v(682) " "Verilog HDL or VHDL warning at top_sdram.v(682): conditional expression evaluates to a constant" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1728814593111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_inst " "Elaborating entity \"top_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728814593264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u0 " "Elaborating entity \"top\" for hierarchy \"top:u0\"" {  } { { "top/top_inst.vhd" "u0" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0 top:u0\|top_cpu_0:cpu_0 " "Elaborating entity \"top_cpu_0\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\"" {  } { { "top/synthesis/top.vhd" "cpu_0" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu " "Elaborating entity \"top_cpu_0_cpu\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\"" {  } { { "top/synthesis/submodules/top_cpu_0.v" "cpu" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_test_bench top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_test_bench:the_top_cpu_0_cpu_test_bench " "Elaborating entity \"top_cpu_0_cpu_test_bench\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_test_bench:the_top_cpu_0_cpu_test_bench\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_test_bench" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 5985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_ic_data_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data " "Elaborating entity \"top_cpu_0_cpu_ic_data_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_ic_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckd1 " "Found entity 1: altsyncram_ckd1" {  } { { "db/altsyncram_ckd1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_ckd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ckd1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ckd1:auto_generated " "Elaborating entity \"altsyncram_ckd1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ckd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_ic_tag_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag " "Elaborating entity \"top_cpu_0_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_ic_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 7053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfd1 " "Found entity 1: altsyncram_hfd1" {  } { { "db/altsyncram_hfd1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_hfd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814593972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814593972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfd1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hfd1:auto_generated " "Elaborating entity \"altsyncram_hfd1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hfd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814593977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_bht_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht " "Elaborating entity \"top_cpu_0_cpu_bht_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_bht" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 7251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814594090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814594090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_register_bank_a_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a " "Elaborating entity \"top_cpu_0_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_register_bank_a" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 8208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814594208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814594208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_register_bank_b_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b " "Elaborating entity \"top_cpu_0_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_register_bank_b" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 8226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_mult_cell top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell " "Elaborating entity \"top_cpu_0_cpu_mult_cell\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_mult_cell" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 8811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/COMPSYS700SOPC/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814594378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814594378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/COMPSYS700SOPC/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814594966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814595752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_dc_tag_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag " "Elaborating entity \"top_cpu_0_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_dc_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 9233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814597884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814597903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drc1 " "Found entity 1: altsyncram_drc1" {  } { { "db/altsyncram_drc1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_drc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814597955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814597955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drc1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_drc1:auto_generated " "Elaborating entity \"altsyncram_drc1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_drc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814597960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_dc_data_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data " "Elaborating entity \"top_cpu_0_cpu_dc_data_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_dc_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 9299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kf1 " "Found entity 1: altsyncram_2kf1" {  } { { "db/altsyncram_2kf1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_2kf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814598077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814598077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kf1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2kf1:auto_generated " "Elaborating entity \"altsyncram_2kf1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_dc_victim_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim " "Elaborating entity \"top_cpu_0_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_dc_victim" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 9411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814598224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814598224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci " "Elaborating entity \"top_cpu_0_cpu_nios2_oci\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 10190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_debug top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_debug" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_break top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_break" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_xbrk top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_xbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_dbrk top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_dbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_itrace top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_itrace:the_top_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_itrace:the_top_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_dtrace top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_dtrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_td_mode top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace\|top_cpu_0_cpu_nios2_oci_td_mode:top_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace\|top_cpu_0_cpu_nios2_oci_td_mode:top_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_fifo top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo\|top_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_pib top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_pib:the_top_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_pib:the_top_cpu_0_cpu_nios2_oci_pib\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_pib" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_oci_im top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"top_cpu_0_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_im" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_avalon_reg top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"top_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_avalon_reg" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_nios2_ocimem top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"top_cpu_0_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_ocimem" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_ociram_sp_ram_module top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"top_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "top_cpu_0_cpu_ociram_sp_ram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814598997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814599068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814599068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem\|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_debug_slave_wrapper top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"top_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_debug_slave_wrapper" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_debug_slave_tck top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"top_cpu_0_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" "the_top_cpu_0_cpu_debug_slave_tck" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_0_cpu_debug_slave_sysclk top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"top_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" "the_top_cpu_0_cpu_debug_slave_sysclk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\"" {  } { { "top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" "top_cpu_0_cpu_debug_slave_phy" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci\|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1 top:u0\|top_cpu_1:cpu_1 " "Elaborating entity \"top_cpu_1\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\"" {  } { { "top/synthesis/top.vhd" "cpu_1" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu " "Elaborating entity \"top_cpu_1_cpu\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\"" {  } { { "top/synthesis/submodules/top_cpu_1.v" "cpu" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_test_bench top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_test_bench:the_top_cpu_1_cpu_test_bench " "Elaborating entity \"top_cpu_1_cpu_test_bench\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_test_bench:the_top_cpu_1_cpu_test_bench\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_test_bench" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_ic_data_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data " "Elaborating entity \"top_cpu_1_cpu_ic_data_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_ic_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814599969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814599969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814599973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_ic_tag_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag " "Elaborating entity \"top_cpu_1_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_ic_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814600102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814600102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_bht_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht " "Elaborating entity \"top_cpu_1_cpu_bht_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_bht" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_register_bank_a_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a " "Elaborating entity \"top_cpu_1_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_register_bank_a" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_register_bank_b_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b " "Elaborating entity \"top_cpu_1_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_register_bank_b" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_mult_cell top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell " "Elaborating entity \"top_cpu_1_cpu_mult_cell\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_mult_cell" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814600305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_dc_tag_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag " "Elaborating entity \"top_cpu_1_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_dc_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814603459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814603459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_dc_data_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data " "Elaborating entity \"top_cpu_1_cpu_dc_data_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_dc_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_altsyncram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814603589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814603589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_dc_victim_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim " "Elaborating entity \"top_cpu_1_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_dc_victim" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci " "Elaborating entity \"top_cpu_1_cpu_nios2_oci\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_debug top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_debug" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_break top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_break" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_xbrk top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_xbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_dbrk top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_dbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_itrace top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_itrace:the_top_cpu_1_cpu_nios2_oci_itrace " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_itrace:the_top_cpu_1_cpu_nios2_oci_itrace\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_dtrace top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_dtrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_td_mode top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace\|top_cpu_1_cpu_nios2_oci_td_mode:top_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace\|top_cpu_1_cpu_nios2_oci_td_mode:top_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814603999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_fifo top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo\|top_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_pib top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_pib:the_top_cpu_1_cpu_nios2_oci_pib " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_pib:the_top_cpu_1_cpu_nios2_oci_pib\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_pib" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_oci_im top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im " "Elaborating entity \"top_cpu_1_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_im" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_avalon_reg top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg " "Elaborating entity \"top_cpu_1_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_avalon_reg" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_nios2_ocimem top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem " "Elaborating entity \"top_cpu_1_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_ocimem" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_ociram_sp_ram_module top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem\|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram " "Elaborating entity \"top_cpu_1_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem\|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "top_cpu_1_cpu_ociram_sp_ram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_debug_slave_wrapper top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper " "Elaborating entity \"top_cpu_1_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_debug_slave_wrapper" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_debug_slave_tck top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper\|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck " "Elaborating entity \"top_cpu_1_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper\|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" "the_top_cpu_1_cpu_debug_slave_tck" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_1_cpu_debug_slave_sysclk top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper\|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk " "Elaborating entity \"top_cpu_1_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci\|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper\|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk\"" {  } { { "top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" "the_top_cpu_1_cpu_debug_slave_sysclk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2 top:u0\|top_cpu_2:cpu_2 " "Elaborating entity \"top_cpu_2\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\"" {  } { { "top/synthesis/top.vhd" "cpu_2" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu " "Elaborating entity \"top_cpu_2_cpu\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\"" {  } { { "top/synthesis/submodules/top_cpu_2.v" "cpu" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_test_bench top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_test_bench:the_top_cpu_2_cpu_test_bench " "Elaborating entity \"top_cpu_2_cpu_test_bench\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_test_bench:the_top_cpu_2_cpu_test_bench\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_test_bench" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_ic_data_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data " "Elaborating entity \"top_cpu_2_cpu_ic_data_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_ic_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_ic_tag_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag " "Elaborating entity \"top_cpu_2_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_ic_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814604953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_bht_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht " "Elaborating entity \"top_cpu_2_cpu_bht_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_bht" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814605016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_register_bank_a_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a " "Elaborating entity \"top_cpu_2_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_register_bank_a" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814605067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_register_bank_b_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b " "Elaborating entity \"top_cpu_2_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_register_bank_b" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814605114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_mult_cell top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell " "Elaborating entity \"top_cpu_2_cpu_mult_cell\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_mult_cell" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814605145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_dc_tag_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag " "Elaborating entity \"top_cpu_2_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_dc_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_dc_data_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data " "Elaborating entity \"top_cpu_2_cpu_dc_data_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_dc_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_dc_victim_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim " "Elaborating entity \"top_cpu_2_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_dc_victim" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci " "Elaborating entity \"top_cpu_2_cpu_nios2_oci\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_debug top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_debug" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_break top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_break:the_top_cpu_2_cpu_nios2_oci_break " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_break:the_top_cpu_2_cpu_nios2_oci_break\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_break" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_xbrk top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_xbrk:the_top_cpu_2_cpu_nios2_oci_xbrk " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_xbrk:the_top_cpu_2_cpu_nios2_oci_xbrk\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_xbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_dbrk top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dbrk:the_top_cpu_2_cpu_nios2_oci_dbrk " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dbrk:the_top_cpu_2_cpu_nios2_oci_dbrk\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_dbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_itrace top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_itrace:the_top_cpu_2_cpu_nios2_oci_itrace " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_itrace:the_top_cpu_2_cpu_nios2_oci_itrace\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_dtrace top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dtrace:the_top_cpu_2_cpu_nios2_oci_dtrace " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dtrace:the_top_cpu_2_cpu_nios2_oci_dtrace\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_dtrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_td_mode top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dtrace:the_top_cpu_2_cpu_nios2_oci_dtrace\|top_cpu_2_cpu_nios2_oci_td_mode:top_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_dtrace:the_top_cpu_2_cpu_nios2_oci_dtrace\|top_cpu_2_cpu_nios2_oci_td_mode:top_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_fifo top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_fifo:the_top_cpu_2_cpu_nios2_oci_fifo\|top_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_pib top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_pib:the_top_cpu_2_cpu_nios2_oci_pib " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_pib:the_top_cpu_2_cpu_nios2_oci_pib\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_pib" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_oci_im top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_im:the_top_cpu_2_cpu_nios2_oci_im " "Elaborating entity \"top_cpu_2_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_oci_im:the_top_cpu_2_cpu_nios2_oci_im\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_im" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_avalon_reg top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_avalon_reg:the_top_cpu_2_cpu_nios2_avalon_reg " "Elaborating entity \"top_cpu_2_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_avalon_reg:the_top_cpu_2_cpu_nios2_avalon_reg\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_avalon_reg" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814608998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_nios2_ocimem top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem " "Elaborating entity \"top_cpu_2_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_ocimem" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_ociram_sp_ram_module top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem\|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram " "Elaborating entity \"top_cpu_2_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem\|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "top_cpu_2_cpu_ociram_sp_ram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_debug_slave_wrapper top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper " "Elaborating entity \"top_cpu_2_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_debug_slave_wrapper" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_debug_slave_tck top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper\|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck " "Elaborating entity \"top_cpu_2_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper\|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" "the_top_cpu_2_cpu_debug_slave_tck" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_2_cpu_debug_slave_sysclk top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper\|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk " "Elaborating entity \"top_cpu_2_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci\|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper\|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk\"" {  } { { "top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" "the_top_cpu_2_cpu_debug_slave_sysclk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3 top:u0\|top_cpu_3:cpu_3 " "Elaborating entity \"top_cpu_3\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\"" {  } { { "top/synthesis/top.vhd" "cpu_3" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu " "Elaborating entity \"top_cpu_3_cpu\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\"" {  } { { "top/synthesis/submodules/top_cpu_3.v" "cpu" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_test_bench top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_test_bench:the_top_cpu_3_cpu_test_bench " "Elaborating entity \"top_cpu_3_cpu_test_bench\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_test_bench:the_top_cpu_3_cpu_test_bench\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_test_bench" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_ic_data_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data " "Elaborating entity \"top_cpu_3_cpu_ic_data_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_ic_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_ic_tag_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag " "Elaborating entity \"top_cpu_3_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_ic_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_bht_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht " "Elaborating entity \"top_cpu_3_cpu_bht_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_bht" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_register_bank_a_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a " "Elaborating entity \"top_cpu_3_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_register_bank_a" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_register_bank_b_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b " "Elaborating entity \"top_cpu_3_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_register_bank_b" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_mult_cell top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell " "Elaborating entity \"top_cpu_3_cpu_mult_cell\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_mult_cell" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814609998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_dc_tag_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag " "Elaborating entity \"top_cpu_3_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_dc_tag" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814612886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_dc_data_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data " "Elaborating entity \"top_cpu_3_cpu_dc_data_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_dc_data" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814612931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_dc_victim_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim " "Elaborating entity \"top_cpu_3_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_dc_victim" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814612980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci " "Elaborating entity \"top_cpu_3_cpu_nios2_oci\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_debug top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_debug" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_break top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_break:the_top_cpu_3_cpu_nios2_oci_break " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_break:the_top_cpu_3_cpu_nios2_oci_break\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_break" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_xbrk top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_xbrk:the_top_cpu_3_cpu_nios2_oci_xbrk " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_xbrk:the_top_cpu_3_cpu_nios2_oci_xbrk\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_xbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_dbrk top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dbrk:the_top_cpu_3_cpu_nios2_oci_dbrk " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dbrk:the_top_cpu_3_cpu_nios2_oci_dbrk\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_dbrk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_itrace top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_itrace:the_top_cpu_3_cpu_nios2_oci_itrace " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_itrace:the_top_cpu_3_cpu_nios2_oci_itrace\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_dtrace top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dtrace:the_top_cpu_3_cpu_nios2_oci_dtrace " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dtrace:the_top_cpu_3_cpu_nios2_oci_dtrace\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_dtrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_td_mode top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dtrace:the_top_cpu_3_cpu_nios2_oci_dtrace\|top_cpu_3_cpu_nios2_oci_td_mode:top_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_dtrace:the_top_cpu_3_cpu_nios2_oci_dtrace\|top_cpu_3_cpu_nios2_oci_td_mode:top_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_fifo top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_3_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_fifo:the_top_cpu_3_cpu_nios2_oci_fifo\|top_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_3_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_pib top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_pib:the_top_cpu_3_cpu_nios2_oci_pib " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_pib:the_top_cpu_3_cpu_nios2_oci_pib\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_pib" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_oci_im top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_im:the_top_cpu_3_cpu_nios2_oci_im " "Elaborating entity \"top_cpu_3_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_oci_im:the_top_cpu_3_cpu_nios2_oci_im\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_im" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_avalon_reg top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_avalon_reg:the_top_cpu_3_cpu_nios2_avalon_reg " "Elaborating entity \"top_cpu_3_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_avalon_reg:the_top_cpu_3_cpu_nios2_avalon_reg\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_avalon_reg" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_nios2_ocimem top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem " "Elaborating entity \"top_cpu_3_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_ocimem" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_ociram_sp_ram_module top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem\|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram " "Elaborating entity \"top_cpu_3_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem\|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "top_cpu_3_cpu_ociram_sp_ram" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_debug_slave_wrapper top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper " "Elaborating entity \"top_cpu_3_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_debug_slave_wrapper" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_debug_slave_tck top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper\|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck " "Elaborating entity \"top_cpu_3_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper\|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" "the_top_cpu_3_cpu_debug_slave_tck" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cpu_3_cpu_debug_slave_sysclk top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper\|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk " "Elaborating entity \"top_cpu_3_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci\|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper\|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk\"" {  } { { "top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" "the_top_cpu_3_cpu_debug_slave_sysclk" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart0 top:u0\|top_jtag_uart0:jtag_uart0 " "Elaborating entity \"top_jtag_uart0\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\"" {  } { { "top/synthesis/top.vhd" "jtag_uart0" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart0_scfifo_w top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w " "Elaborating entity \"top_jtag_uart0_scfifo_w\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "the_top_jtag_uart0_scfifo_w" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "wfifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814613999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614008 ""}  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728814614008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/COMPSYS700SOPC/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/COMPSYS700SOPC/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/COMPSYS700SOPC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/COMPSYS700SOPC/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/COMPSYS700SOPC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/COMPSYS700SOPC/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/COMPSYS700SOPC/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814614230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814614230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart0_scfifo_r top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r " "Elaborating entity \"top_jtag_uart0_scfifo_r\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "the_top_jtag_uart0_scfifo_r" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "top_jtag_uart0_alt_jtag_atlantic" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\"" {  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic " "Instantiated megafunction \"top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814614545 ""}  } { { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728814614545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814614592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mutex top:u0\|top_mutex:mutex " "Elaborating entity \"top_mutex\" for hierarchy \"top:u0\|top_mutex:mutex\"" {  } { { "top/synthesis/top.vhd" "mutex" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram top:u0\|top_sdram:sdram " "Elaborating entity \"top_sdram\" for hierarchy \"top:u0\|top_sdram:sdram\"" {  } { { "top/synthesis/top.vhd" "sdram" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram_input_efifo_module top:u0\|top_sdram:sdram\|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module " "Elaborating entity \"top_sdram_input_efifo_module\" for hierarchy \"top:u0\|top_sdram:sdram\|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module\"" {  } { { "top/synthesis/submodules/top_sdram.v" "the_top_sdram_input_efifo_module" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_switches top:u0\|top_switches:switches " "Elaborating entity \"top_switches\" for hierarchy \"top:u0\|top_switches:switches\"" {  } { { "top/synthesis/top.vhd" "switches" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sys_sdram_pll_0 top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"top_sys_sdram_pll_0\" for hierarchy \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "top/synthesis/top.vhd" "sys_sdram_pll_0" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "top/synthesis/submodules/top_sys_sdram_pll_0.v" "sys_pll" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "top/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "top/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814615816 ""}  } { { "top/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728814615816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/COMPSYS700SOPC/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814615863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814615863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "top/synthesis/submodules/top_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sysid_qsys top:u0\|top_sysid_qsys:sysid_qsys " "Elaborating entity \"top_sysid_qsys\" for hierarchy \"top:u0\|top_sysid_qsys:sysid_qsys\"" {  } { { "top/synthesis/top.vhd" "sysid_qsys" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_timer_0 top:u0\|top_timer_0:timer_0 " "Elaborating entity \"top_timer_0\" for hierarchy \"top:u0\|top_timer_0:timer_0\"" {  } { { "top/synthesis/top.vhd" "timer_0" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0 top:u0\|top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_mm_interconnect_0\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "top/synthesis/top.vhd" "mm_interconnect_0" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814615932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_1_instruction_master_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "jtag_uart0_avalon_jtag_slave_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_debug_mem_slave_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "mutex_s1_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "switches_s1_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_data_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_2_data_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_data_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_3_data_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_instruction_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_2_instruction_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_instruction_master_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_3_instruction_master_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "jtag_uart0_avalon_jtag_slave_agent" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "jtag_uart0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 3898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 4648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router:router " "Elaborating entity \"top_mm_interconnect_0_router\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router:router\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router:router\|top_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router:router\|top_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_001 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_0_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_001:router_001\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_001" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814616980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_001_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_001:router_001\|top_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_001:router_001\|top_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_002 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_0_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_002:router_002\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_002" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_002_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_002:router_002\|top_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_002:router_002\|top_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_003 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"top_mm_interconnect_0_router_003\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_003:router_003\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_003" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_003_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_003:router_003\|top_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_003_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_003:router_003\|top_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_004 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"top_mm_interconnect_0_router_004\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_004:router_004\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_004" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_004_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_004:router_004\|top_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_004_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_004:router_004\|top_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_005 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"top_mm_interconnect_0_router_005\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_005:router_005\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_005" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_005_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_005:router_005\|top_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_005_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_005:router_005\|top_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_006 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"top_mm_interconnect_0_router_006\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_006:router_006\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_006" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_006_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_006:router_006\|top_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_006_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_006:router_006\|top_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_007 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"top_mm_interconnect_0_router_007\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_007:router_007\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_007" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_007_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_007:router_007\|top_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_007_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_007:router_007\|top_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_008 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"top_mm_interconnect_0_router_008\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_008:router_008\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_008" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_008_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_008:router_008\|top_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_008_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_008:router_008\|top_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_009 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"top_mm_interconnect_0_router_009\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_009:router_009\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_009" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_009_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_009:router_009\|top_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_009_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_009:router_009\|top_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_010 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"top_mm_interconnect_0_router_010\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_010:router_010\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_010" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_010_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_010:router_010\|top_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_010_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_010:router_010\|top_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_012 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"top_mm_interconnect_0_router_012\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_012:router_012\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_012" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 5981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_012_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_012:router_012\|top_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_012_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_012:router_012\|top_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_014 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"top_mm_interconnect_0_router_014\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_014:router_014\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_014" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_014_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_014:router_014\|top_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_014_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_014:router_014\|top_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_015 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"top_mm_interconnect_0_router_015\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_015:router_015\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_015" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_015_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_015:router_015\|top_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_015_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_015:router_015\|top_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_016 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"top_mm_interconnect_0_router_016\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_016:router_016\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_016" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_016_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_016:router_016\|top_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_016_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_016:router_016\|top_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_016.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_018 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"top_mm_interconnect_0_router_018\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_018:router_018\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_018" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_018_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_018:router_018\|top_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_018_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_018:router_018\|top_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_018.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_019 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"top_mm_interconnect_0_router_019\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_019:router_019\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_019" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_019_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_019:router_019\|top_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_019_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_019:router_019\|top_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_019.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_021 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"top_mm_interconnect_0_router_021\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_021:router_021\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_021" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_021_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_021:router_021\|top_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_021_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_021:router_021\|top_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_021.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_022 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"top_mm_interconnect_0_router_022\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_022:router_022\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "router_022" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_router_022_default_decode top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_022:router_022\|top_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_0_router_022_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_router_022:router_022\|top_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_022.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cpu_0_data_master_limiter" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_demux top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_0_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_demux" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_demux_002 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"top_mm_interconnect_0_cmd_demux_002\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_demux_004 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"top_mm_interconnect_0_cmd_demux_004\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_mux top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_0_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_mux" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_mux_001 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"top_mm_interconnect_0_cmd_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_mux_004 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"top_mm_interconnect_0_cmd_mux_004\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 6964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_004.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_cmd_mux_006 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"top_mm_interconnect_0_cmd_mux_006\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_demux top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_0_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_demux" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_demux_001 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"top_mm_interconnect_0_rsp_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_demux_004 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"top_mm_interconnect_0_rsp_demux_004\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_demux_006 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"top_mm_interconnect_0_rsp_demux_006\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_mux top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_0_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_mux" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_mux_002 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"top_mm_interconnect_0_rsp_mux_002\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_rsp_mux_004 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"top_mm_interconnect_0_rsp_mux_004\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_avalon_st_adapter top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814617963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_irq_mapper top:u0\|top_irq_mapper:irq_mapper " "Elaborating entity \"top_irq_mapper\" for hierarchy \"top:u0\|top_irq_mapper:irq_mapper\"" {  } { { "top/synthesis/top.vhd" "irq_mapper" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_irq_mapper_001 top:u0\|top_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"top_irq_mapper_001\" for hierarchy \"top:u0\|top_irq_mapper_001:irq_mapper_001\"" {  } { { "top/synthesis/top.vhd" "irq_mapper_001" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_rst_controller top:u0\|top_rst_controller:rst_controller " "Elaborating entity \"top_rst_controller\" for hierarchy \"top:u0\|top_rst_controller:rst_controller\"" {  } { { "top/synthesis/top.vhd" "rst_controller" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "top/synthesis/top_rst_controller.vhd" "rst_controller" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_rst_controller_001 top:u0\|top_rst_controller_001:rst_controller_001 " "Elaborating entity \"top_rst_controller_001\" for hierarchy \"top:u0\|top_rst_controller_001:rst_controller_001\"" {  } { { "top/synthesis/top.vhd" "rst_controller_001" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req top_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at top_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top/synthesis/top_rst_controller_001.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728814618106 "|top_inst|top:u0|top_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|top_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|top_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "top/synthesis/top_rst_controller_001.vhd" "rst_controller_001" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_rst_controller_005 top:u0\|top_rst_controller_005:rst_controller_005 " "Elaborating entity \"top_rst_controller_005\" for hierarchy \"top:u0\|top_rst_controller_005:rst_controller_005\"" {  } { { "top/synthesis/top.vhd" "rst_controller_005" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618169 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req top_rst_controller_005.vhd(55) " "VHDL Signal Declaration warning at top_rst_controller_005.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top/synthesis/top_rst_controller_005.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_005.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728814618169 "|top_inst|top:u0|top_rst_controller_005:rst_controller_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|top_rst_controller_005:rst_controller_005\|altera_reset_controller:rst_controller_005 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|top_rst_controller_005:rst_controller_005\|altera_reset_controller:rst_controller_005\"" {  } { { "top/synthesis/top_rst_controller_005.vhd" "rst_controller_005" { Text "C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_005.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814618184 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "top/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1728814620909 "|top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_cpu_3_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_cpu_3_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "top/synthesis/submodules/top_cpu_3_cpu.v" "the_top_cpu_3_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728814620925 "|top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_itrace:the_top_cpu_3_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_cpu_2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_cpu_2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "top/synthesis/submodules/top_cpu_2_cpu.v" "the_top_cpu_2_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728814621003 "|top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_itrace:the_top_cpu_2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_cpu_1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_cpu_1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "top/synthesis/submodules/top_cpu_1_cpu.v" "the_top_cpu_1_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728814621061 "|top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_itrace:the_top_cpu_1_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_cpu_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_cpu_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "top/synthesis/submodules/top_cpu_0_cpu.v" "the_top_cpu_0_cpu_nios2_oci_itrace" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1728814621140 "|top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_itrace:the_top_cpu_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728814622187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.13.23:17:05 Progress: Loading sld70280c26/alt_sld_fab_wrapper_hw.tcl " "2024.10.13.23:17:05 Progress: Loading sld70280c26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814625339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814627286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814627489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814629584 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728814630290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld70280c26/alt_sld_fab.v" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814630867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814630867 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_1:cpu_1\|top_cpu_1_cpu:cpu\|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_2:cpu_2\|top_cpu_2_cpu:cpu\|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u0\|top_cpu_3:cpu_3\|top_cpu_3_cpu:cpu\|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814642893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728814642893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814642975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814642975 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728814642975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/COMPSYS700SOPC/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814643026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814643026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814643165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"top:u0\|top_cpu_0:cpu_0\|top_cpu_0_cpu:cpu\|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728814643165 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728814643165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/COMPSYS700SOPC/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728814643207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814643207 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1728814644968 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1728814644968 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1728814645062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1728814645062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1728814645062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1728814645062 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1728814645062 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1728814645062 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1728814645062 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1728814645062 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728814645109 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 442 -1 0 } } { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 356 -1 0 } } { "top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "top/synthesis/submodules/top_sdram.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 7651 -1 0 } } { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 7651 -1 0 } } { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 7651 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 7657 -1 0 } } { "top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "top/synthesis/submodules/top_jtag_uart0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 2618 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 2618 -1 0 } } { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 5903 -1 0 } } { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 7660 -1 0 } } { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 5903 -1 0 } } { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 7660 -1 0 } } { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 5903 -1 0 } } { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 7660 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 5903 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 7666 -1 0 } } { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 2618 -1 0 } } { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 2618 -1 0 } } { "top/synthesis/submodules/top_cpu_1_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v" 4045 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 4045 -1 0 } } { "top/synthesis/submodules/top_cpu_0_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v" 5822 -1 0 } } { "top/synthesis/submodules/top_cpu_3_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_3_cpu.v" 4045 -1 0 } } { "top/synthesis/submodules/top_cpu_2_cpu.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_2_cpu.v" 4045 -1 0 } } { "top/synthesis/submodules/top_timer_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_timer_0.v" 167 -1 0 } } { "top/synthesis/submodules/top_timer_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_timer_0.v" 176 -1 0 } } { "top/synthesis/submodules/top_mutex.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_mutex.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728814645443 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728814645443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728814650950 "|top_inst|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728814650950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814651822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728814660767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814661267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728814661552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728814661552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814661752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/COMPSYS700SOPC/output_files/multiprocessor.map.smsg " "Generated suppressed messages file C:/COMPSYS700SOPC/output_files/multiprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814663148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728814668907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728814668907 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"top:u0\|top_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/COMPSYS700SOPC/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "top/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "top/synthesis/submodules/top_sys_sdram_pll_0.v" "" { Text "C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v" 35 0 0 } } { "top/synthesis/top.vhd" "" { Text "C:/COMPSYS700SOPC/top/synthesis/top.vhd" 1073 0 0 } } { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 40 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1728814669356 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814669929 "|top_inst|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top/top_inst.vhd" "" { Text "C:/COMPSYS700SOPC/top/top_inst.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728814669929 "|top_inst|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1728814669929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18286 " "Implemented 18286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17186 " "Implemented 17186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_RAMS" "1002 " "Implemented 1002 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1728814669929 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1728814669929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728814669929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5224 " "Peak virtual memory: 5224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728814670022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 23:17:50 2024 " "Processing ended: Sun Oct 13 23:17:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728814670022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728814670022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728814670022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728814670022 ""}
