###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Apr 13 12:22:19 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_8_/Q                   (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                -0.021
  Arrival Time                  0.126
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.278 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.242 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.235 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.235 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.179 | 
     | test_pe/inp_code_reg_8_                   |              | DFCNQD1BWP40                    | 0.048 | 0.003 |  -0.029 |   -0.176 | 
     | test_pe/inp_code_reg_8_                   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.103 |   0.074 |   -0.073 | 
     | test_pe/test_opt_reg_d/U4                 |              | OAI21D0BWP40                    | 0.020 | 0.000 |   0.074 |   -0.073 | 
     | test_pe/test_opt_reg_d/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.029 | 0.023 |   0.098 |   -0.049 | 
     | test_pe/test_opt_reg_d/U5                 |              | ND2D0BWP40                      | 0.029 | 0.000 |   0.098 |   -0.049 | 
     | test_pe/test_opt_reg_d/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.031 | 0.028 |   0.126 |   -0.021 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.031 | 0.000 |   0.126 |   -0.021 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.049 |       |  -0.124 |    0.023 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.023 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.082 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.091 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.060 | 0.009 |  -0.056 |    0.091 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.078 | 0.072 |   0.016 |    0.163 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.078 | 0.000 |   0.016 |    0.163 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_10_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                -0.021
  Arrival Time                  0.128
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.280 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.279 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.243 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.236 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.236 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.180 | 
     | test_pe/inp_code_reg_10_                  |              | DFCNQD1BWP40                    | 0.047 | 0.003 |  -0.029 |   -0.178 | 
     | test_pe/inp_code_reg_10_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.029 | 0.108 |   0.079 |   -0.070 | 
     | test_pe/test_opt_reg_e/U4                 |              | OAI21D0BWP40                    | 0.029 | 0.000 |   0.079 |   -0.070 | 
     | test_pe/test_opt_reg_e/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.025 | 0.023 |   0.103 |   -0.046 | 
     | test_pe/test_opt_reg_e/U5                 |              | ND2D0BWP40                      | 0.025 | 0.000 |   0.103 |   -0.046 | 
     | test_pe/test_opt_reg_e/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.029 | 0.026 |   0.128 |   -0.021 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.029 | 0.000 |   0.128 |   -0.021 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.049 |       |  -0.124 |    0.025 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.025 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.084 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.093 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.060 | 0.009 |  -0.056 |    0.093 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.078 | 0.072 |   0.016 |    0.165 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.078 | 0.000 |   0.016 |    0.165 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_12_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                -0.024
  Arrival Time                  0.138
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.294 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.293 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.257 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.250 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.250 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.194 | 
     | test_pe/inp_code_reg_12_                  |              | DFCNQD1BWP40                    | 0.048 | 0.004 |  -0.028 |   -0.190 | 
     | test_pe/inp_code_reg_12_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.021 | 0.104 |   0.076 |   -0.086 | 
     | test_pe/test_opt_reg_f/U4                 |              | OAI21D0BWP40                    | 0.021 | 0.000 |   0.076 |   -0.086 | 
     | test_pe/test_opt_reg_f/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.032 | 0.026 |   0.103 |   -0.060 | 
     | test_pe/test_opt_reg_f/U5                 |              | ND2D0BWP40                      | 0.032 | 0.000 |   0.103 |   -0.060 | 
     | test_pe/test_opt_reg_f/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.042 | 0.036 |   0.138 |   -0.024 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.042 | 0.000 |   0.138 |   -0.024 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.049 |       |  -0.124 |    0.038 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.039 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.097 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.107 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.060 | 0.009 |  -0.056 |    0.107 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.078 | 0.072 |   0.016 |    0.179 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.078 | 0.000 |   0.016 |    0.179 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.041
  Arrival Time                  0.244
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.298 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.235 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.233 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.123 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.122 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.016 | 
     | test_pe/test_opt_reg_file/U23                   |              | MUX2D0BWP40                     | 0.134 | 0.000 |   0.187 |   -0.016 | 
     | test_pe/test_opt_reg_file/U23                   | S v -> Z v   | MUX2D0BWP40                     | 0.018 | 0.056 |   0.244 |    0.041 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.244 |    0.041 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.138 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.230 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.231 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.041
  Arrival Time                  0.244
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.298 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.235 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.233 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.123 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.123 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.016 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.015 | 
     | test_pe/test_opt_reg_file/U8                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.244 |    0.041 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.244 |    0.041 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.138 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.230 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.231 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.041
  Arrival Time                  0.244
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.298 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.235 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.233 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.123 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.123 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.016 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.016 | 
     | test_pe/test_opt_reg_file/U6                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.244 |    0.041 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.244 |    0.041 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.080 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.138 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.230 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.231 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.245
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.299 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.292 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.292 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.236 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.234 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.124 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.124 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.017 | 
     | test_pe/test_opt_reg_file/U13                   |              | AO22D0BWP40                     | 0.134 | 0.002 |   0.189 |   -0.016 | 
     | test_pe/test_opt_reg_file/U13                   | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.245 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.245 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.080 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.081 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.139 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.147 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.147 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.232 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.245
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.235 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.125 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.018 | 
     | test_pe/test_opt_reg_file/U15                   |              | AO22D0BWP40                     | 0.134 | 0.002 |   0.189 |   -0.017 | 
     | test_pe/test_opt_reg_file/U15                   | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.057 |   0.245 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.245 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.232 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.245
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.235 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.125 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.018 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.017 | 
     | test_pe/test_opt_reg_file/U11                   | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.057 |   0.245 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.245 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.232 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.246
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.235 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.125 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.018 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.017 | 
     | test_pe/test_opt_reg_file/U14                    | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.058 |   0.246 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.246 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.232 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.246
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.125 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.019 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.017 | 
     | test_pe/test_opt_reg_file/U10                   | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.057 |   0.246 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.246 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.232 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.246
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.236 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.125 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.019 | 
     | test_pe/test_opt_reg_file/U17                    |              | AO22D0BWP40                     | 0.134 | 0.002 |   0.189 |   -0.017 | 
     | test_pe/test_opt_reg_file/U17                    | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.057 |   0.246 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.246 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.233 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.246
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.336 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.300 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.237 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.236 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.126 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.125 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.019 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40                     | 0.134 | 0.002 |   0.189 |   -0.017 | 
     | test_pe/test_opt_reg_file/U16                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.057 |   0.246 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.246 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.081 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.082 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.141 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.233 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.234 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.246
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.301 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.238 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.236 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.126 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.126 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.019 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.018 | 
     | test_pe/test_opt_reg_file/U18                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.058 |   0.246 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.246 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.082 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.083 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.141 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.233 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.234 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.040
  Arrival Time                  0.247
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.339 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.302 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.295 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.295 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.239 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.238 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.127 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.127 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.021 | 
     | test_pe/test_opt_reg_file/U19                    |              | AO22D0BWP40                     | 0.134 | 0.000 |   0.187 |   -0.020 | 
     | test_pe/test_opt_reg_file/U19                    | A1 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.060 |   0.247 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.247 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.083 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.084 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.151 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.151 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.235 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.235 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.039
  Arrival Time                  0.248
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.340 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.340 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.303 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.297 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.297 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.241 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.239 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.129 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.128 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.022 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.021 | 
     | test_pe/test_opt_reg_file/U9                    | A1 v -> Z v  | AO22D0BWP40                     | 0.024 | 0.060 |   0.248 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.248 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.085 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.085 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.152 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.152 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.236 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.237 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.039
  Arrival Time                  0.249
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.342 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.341 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.305 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.298 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.298 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.242 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.241 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.024 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.022 | 
     | test_pe/test_opt_reg_file/U7                    | A1 v -> Z v  | AO22D0BWP40                     | 0.025 | 0.061 |   0.249 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.249 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.086 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.087 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.154 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.154 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.238 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.238 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.039
  Arrival Time                  0.250
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.343 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.342 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.306 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.299 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.299 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.243 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.242 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.132 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.131 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.025 | 
     | test_pe/test_opt_reg_file/U12                    |              | AO22D0BWP40                     | 0.134 | 0.002 |   0.189 |   -0.023 | 
     | test_pe/test_opt_reg_file/U12                    | A1 v -> Z v  | AO22D0BWP40                     | 0.026 | 0.062 |   0.250 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.026 | 0.000 |   0.250 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.087 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.088 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.147 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.155 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.155 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.239 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.240 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.037
  Arrival Time                  0.251
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.345 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.345 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.308 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.302 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.302 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.246 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.047 | 0.002 |  -0.030 |   -0.244 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.110 |   0.080 |   -0.134 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.040 | 0.001 |   0.081 |   -0.133 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.134 | 0.106 |   0.187 |   -0.027 | 
     | test_pe/test_opt_reg_file/U22                   |              | MUX2D0BWP40                     | 0.134 | 0.001 |   0.188 |   -0.026 | 
     | test_pe/test_opt_reg_file/U22                   | S v -> Z v   | MUX2D0BWP40                     | 0.030 | 0.064 |   0.251 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.030 | 0.000 |   0.251 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.049 |       |  -0.124 |    0.090 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.049 | 0.001 |  -0.123 |    0.090 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.057 | 0.058 |  -0.065 |    0.149 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.057 |    0.157 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.060 | 0.008 |  -0.057 |    0.157 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.027 |    0.241 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.028 |    0.241 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.028
  Arrival Time                  0.325
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.428 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.427 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.391 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.384 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.384 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.328 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.327 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.229 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.229 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.210 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.210 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.166 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.165 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.054 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.050 | 
     | sb_1b/U70                          |              | AOI22D0BWP40                    | 0.143 | 0.004 |   0.247 |   -0.050 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.050 |   0.297 |    0.000 | 
     | sb_1b/FE_RC_3_0                    |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.297 |    0.000 | 
     | sb_1b/FE_RC_3_0                    | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.028 | 0.028 |   0.325 |    0.028 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.028 | 0.000 |   0.325 |    0.028 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.173 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.174 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.229 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.242 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.326 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.023
  Arrival Time                  0.330
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.438 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.437 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.401 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.394 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.394 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.338 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.337 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.238 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.238 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.220 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.220 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.175 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.175 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.064 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.060 | 
     | sb_1b/U65                          |              | AOI22D0BWP40                    | 0.143 | 0.004 |   0.247 |   -0.060 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.047 |   0.294 |   -0.012 | 
     | sb_1b/U63                          |              | AOI22D0BWP40                    | 0.032 | 0.000 |   0.294 |   -0.012 | 
     | sb_1b/U63                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.041 | 0.035 |   0.330 |    0.023 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.041 | 0.000 |   0.330 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.182 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.183 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.239 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.252 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.336 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.337 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.025
  Arrival Time                  0.332
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.438 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.437 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.401 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.394 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.394 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.338 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.337 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.238 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.238 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.220 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.220 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.175 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.175 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.064 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.060 | 
     | sb_1b/U45                          |              | AOI22D0BWP40                    | 0.143 | 0.004 |   0.247 |   -0.060 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.037 | 0.053 |   0.300 |   -0.007 | 
     | sb_1b/FE_RC_4_0                    |              | AOI22D1BWP40                    | 0.037 | 0.000 |   0.300 |   -0.007 | 
     | sb_1b/FE_RC_4_0                    | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.036 | 0.032 |   0.332 |    0.025 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.036 | 0.000 |   0.332 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.182 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.183 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.239 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.252 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.336 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.337 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.022
  Arrival Time                  0.330
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.440 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.439 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.403 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.396 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.396 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.340 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.339 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.240 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.240 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.221 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.221 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.177 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.177 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.065 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.246 |   -0.062 | 
     | sb_1b/U40                          |              | AOI22D0BWP40                    | 0.143 | 0.003 |   0.246 |   -0.062 | 
     | sb_1b/U40                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.048 |   0.294 |   -0.014 | 
     | sb_1b/U86                          |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.294 |   -0.014 | 
     | sb_1b/U86                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.047 | 0.036 |   0.330 |    0.021 | 
     | sb_1b/out_2_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.047 | 0.000 |   0.330 |    0.022 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.184 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.185 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.240 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.254 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.338 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.339 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.028
  Arrival Time                  0.341
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.445 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.444 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.408 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.401 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.401 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.345 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.344 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.245 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.245 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.226 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.226 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.071 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.065 | 
     | sb_1b/U55                          |              | AOI22D0BWP40                    | 0.143 | 0.006 |   0.249 |   -0.065 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.049 | 0.062 |   0.311 |   -0.003 | 
     | sb_1b/U81                          |              | AOI22D2BWP40                    | 0.049 | 0.000 |   0.311 |   -0.003 | 
     | sb_1b/U81                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.029 | 0.031 |   0.341 |    0.028 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.029 | 0.000 |   0.341 |    0.028 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.189 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.190 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.245 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.259 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.343 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.344 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.026
  Arrival Time                  0.340
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.445 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.444 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.408 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.401 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.401 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.345 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.344 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.245 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.245 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.227 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.227 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.071 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.248 |   -0.065 | 
     | sb_1b/U60                          |              | AOI22D0BWP40                    | 0.143 | 0.006 |   0.248 |   -0.065 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.042 | 0.059 |   0.308 |   -0.006 | 
     | sb_1b/U76                          |              | AOI22D2BWP40                    | 0.042 | 0.000 |   0.308 |   -0.006 | 
     | sb_1b/U76                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.033 | 0.032 |   0.340 |    0.026 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.033 | 0.000 |   0.340 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.189 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.190 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.246 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.259 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.343 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.344 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.026
  Arrival Time                  0.341
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.447 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.446 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.410 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.403 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.403 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.347 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.346 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.247 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.247 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.229 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.229 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.184 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.184 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.073 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.067 | 
     | sb_1b/U75                          |              | AOI22D0BWP40                    | 0.143 | 0.006 |   0.249 |   -0.067 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.043 | 0.059 |   0.308 |   -0.008 | 
     | sb_1b/FE_RC_9_0                    |              | AOI22D2BWP40                    | 0.043 | 0.000 |   0.308 |   -0.008 | 
     | sb_1b/FE_RC_9_0                    | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.034 | 0.033 |   0.341 |    0.026 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.034 | 0.000 |   0.341 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.191 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.192 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.248 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.261 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.345 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.346 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.025
  Arrival Time                  0.347
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.453 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.452 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.416 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.409 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.409 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.353 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.352 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.253 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.253 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.235 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.235 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.190 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.190 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.079 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.248 |   -0.073 | 
     | sb_1b/U35                          |              | AOI22D0BWP40                    | 0.143 | 0.006 |   0.248 |   -0.073 | 
     | sb_1b/U35                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.049 | 0.065 |   0.313 |   -0.008 | 
     | sb_1b/U96                          |              | AOI22D2BWP40                    | 0.049 | 0.000 |   0.313 |   -0.008 | 
     | sb_1b/U96                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.036 | 0.033 |   0.347 |    0.025 | 
     | sb_1b/out_2_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.036 | 0.000 |   0.347 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.197 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.198 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.254 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.267 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.351 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.352 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.031
  Arrival Time                  0.353
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.454 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.453 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.417 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.410 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.410 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.354 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.353 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.254 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.254 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.235 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.235 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.191 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.191 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.079 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.073 | 
     | sb_1b/U30                          |              | AOI22D1BWP40                    | 0.143 | 0.006 |   0.249 |   -0.073 | 
     | sb_1b/U30                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.033 | 0.053 |   0.302 |   -0.020 | 
     | sb_1b/U101                         |              | AOI22D2BWP40                    | 0.033 | 0.000 |   0.302 |   -0.020 | 
     | sb_1b/U101                         | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.015 | 0.018 |   0.320 |   -0.002 | 
     | sb_1b/FE_PSBC13_out_2_4_i_0        |              | CKBD2BWP40                      | 0.015 | 0.000 |   0.320 |   -0.002 | 
     | sb_1b/FE_PSBC13_out_2_4_i_0        | I v -> Z v   | CKBD2BWP40                      | 0.023 | 0.032 |   0.352 |    0.030 | 
     | sb_1b/out_2_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.023 | 0.001 |   0.353 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.198 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.199 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.254 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.268 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.352 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.352 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.031
  Arrival Time                  0.355
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.455 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.455 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.419 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.412 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.412 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.356 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.354 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.256 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.256 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.237 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.237 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.193 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.193 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.081 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.075 | 
     | sb_1b/U50                          |              | AOI22D1BWP40                    | 0.143 | 0.006 |   0.249 |   -0.075 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.025 | 0.044 |   0.293 |   -0.031 | 
     | sb_1b/U57                          |              | AOI22D1BWP40                    | 0.025 | 0.000 |   0.293 |   -0.031 | 
     | sb_1b/U57                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.031 | 0.025 |   0.318 |   -0.006 | 
     | sb_1b/FE_PSC5_out_2_0_i_0          |              | BUFFD2BWP40                     | 0.031 | 0.000 |   0.318 |   -0.006 | 
     | sb_1b/FE_PSC5_out_2_0_i_0          | I v -> Z v   | BUFFD2BWP40                     | 0.022 | 0.037 |   0.355 |    0.031 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.022 | 0.000 |   0.355 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.200 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.256 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.269 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.354 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.355 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.026
  Arrival Time                  0.362
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.468 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.467 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.431 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.424 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.424 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.368 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.367 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.268 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.268 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.250 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.250 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.205 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.205 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.094 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.248 |   -0.088 | 
     | sb_1b/U19                          |              | MUX4D0BWP40                     | 0.143 | 0.006 |   0.248 |   -0.088 | 
     | sb_1b/U19                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.035 | 0.114 |   0.362 |    0.026 | 
     | sb_1b/out_3_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.035 | 0.000 |   0.362 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.212 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.213 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.269 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.282 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.366 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.026
  Arrival Time                  0.363
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.469 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.469 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.432 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.426 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.426 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.370 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.368 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.270 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.270 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.251 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.251 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.207 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.206 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.095 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.248 |   -0.090 | 
     | sb_1b/U27                          |              | MUX4D0BWP40                     | 0.143 | 0.006 |   0.248 |   -0.090 | 
     | sb_1b/U27                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.036 | 0.115 |   0.363 |    0.026 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.036 | 0.000 |   0.363 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.214 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.215 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.270 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.283 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.367 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.369 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.025
  Arrival Time                  0.367
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.474 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.473 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.437 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.430 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.430 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.374 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.373 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.274 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.274 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.255 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.255 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.211 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.211 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.100 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.095 | 
     | sb_1b/U15                          |              | MUX4D1BWP40                     | 0.143 | 0.004 |   0.247 |   -0.095 | 
     | sb_1b/U15                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.038 | 0.120 |   0.367 |    0.025 | 
     | sb_1b/out_3_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.038 | 0.000 |   0.367 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.218 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.219 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.288 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.372 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.373 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.404
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.438 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.430 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.430 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.375 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.033 |  0.098 |   0.067 |   -0.277 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.033 |  0.000 |   0.067 |   -0.277 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.207 |  0.142 |   0.209 |   -0.135 | 
     | test_pe/U65                                        |                  | MAOI22D1BWP40                   | 0.207 |  0.000 |   0.210 |   -0.134 | 
     | test_pe/U65                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.033 |  0.065 |   0.275 |   -0.069 | 
     | test_pe/FE_OFC51_pe_out_res_14                     |                  | CKBD4BWP40                      | 0.033 |  0.000 |   0.275 |   -0.069 | 
     | test_pe/FE_OFC51_pe_out_res_14                     | I ^ -> Z ^       | CKBD4BWP40                      | 0.168 |  0.099 |   0.374 |    0.030 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.372 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.144 | -0.003 |   0.372 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.043 |  0.043 |   0.415 |    0.071 | 
     | sb_wide/out_3_2_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.049 | -0.011 |   0.404 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.220 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.276 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.057 | 0.011 |  -0.057 |    0.287 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.089 |   0.032 |    0.375 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.032 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.018
  Arrival Time                  0.367
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.480 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.444 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.437 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.437 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.381 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.380 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.282 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.282 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.263 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.263 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.219 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.218 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.107 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.103 | 
     | sb_1b/U32                          |              | MUX4D1BWP40                     | 0.143 | 0.004 |   0.247 |   -0.103 | 
     | sb_1b/U32                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.039 | 0.121 |   0.367 |    0.018 | 
     | sb_1b/out_0_1_id1_reg_0_           |              | EDFQD0BWP40                     | 0.039 | 0.000 |   0.367 |    0.018 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.225 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.282 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.295 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.379 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.380 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.020
  Arrival Time                  0.371
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.482 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.482 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.446 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.439 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.439 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.383 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.381 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.283 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.283 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.264 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.264 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.220 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.220 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.108 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.246 |   -0.105 | 
     | sb_1b/U42                          |              | MUX4D0BWP40                     | 0.143 | 0.004 |   0.246 |   -0.105 | 
     | sb_1b/U42                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.050 | 0.124 |   0.371 |    0.020 | 
     | sb_1b/out_3_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.050 | 0.000 |   0.371 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.227 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.283 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.297 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.381 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.382 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.021
  Arrival Time                  0.373
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.484 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.483 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.447 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.440 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.440 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.384 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.383 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.284 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.284 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.265 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.265 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.221 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.221 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.109 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.103 | 
     | sb_1b/U3                           |              | MUX4D0BWP40                     | 0.143 | 0.006 |   0.249 |   -0.103 | 
     | sb_1b/U3                           | I3 v -> Z v  | MUX4D0BWP40                     | 0.047 | 0.124 |   0.373 |    0.021 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.047 | 0.000 |   0.373 |    0.021 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.228 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.229 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.284 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.298 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.382 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.383 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.414
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.485 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.484 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.448 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.441 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD8BWP40                    | 0.043 |  0.007 |  -0.088 |   -0.441 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD8BWP40                    | 0.047 |  0.056 |  -0.032 |   -0.385 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.047 |  0.002 |  -0.030 |   -0.384 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.040 |  0.110 |   0.080 |   -0.273 | 
     | test_pe/U204                       |                  | CKND1BWP40                      | 0.040 |  0.001 |   0.081 |   -0.273 | 
     | test_pe/U204                       | I v -> ZN ^      | CKND1BWP40                      | 0.218 |  0.133 |   0.214 |   -0.139 | 
     | test_pe/U67                        |                  | MAOI22D1BWP40                   | 0.218 |  0.001 |   0.215 |   -0.139 | 
     | test_pe/U67                        | B1 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.075 |   0.290 |   -0.064 | 
     | test_pe/FE_OFC25_pe_out_res_15     |                  | CKBD4BWP40                      | 0.054 |  0.000 |   0.290 |   -0.064 | 
     | test_pe/FE_OFC25_pe_out_res_15     | I ^ -> Z ^       | CKBD4BWP40                      | 0.139 |  0.085 |   0.375 |    0.022 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.380 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.120 |  0.005 |   0.380 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b           | 0.043 |  0.045 |   0.425 |    0.071 | 
     | sb_wide/out_3_2_id1_bar_reg_15_    |                  | DFQD0BWP40                      | 0.048 | -0.011 |   0.414 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.229 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.286 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.057 | 0.011 |  -0.057 |    0.297 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.089 |   0.032 |    0.385 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.001 |   0.032 |    0.386 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.016
  Arrival Time                  0.369
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.485 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.484 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.448 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.441 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.441 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.385 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.384 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.285 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.285 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.267 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.267 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.222 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.222 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.111 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.105 | 
     | sb_1b/U7                           |              | MUX4D1BWP40                     | 0.143 | 0.006 |   0.249 |   -0.105 | 
     | sb_1b/U7                           | I3 v -> Z v  | MUX4D1BWP40                     | 0.044 | 0.121 |   0.369 |    0.016 | 
     | sb_1b/out_0_4_id1_reg_0_           |              | EDFQD0BWP40                     | 0.044 | 0.000 |   0.369 |    0.016 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.229 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.286 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.299 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.383 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.384 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.052
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.072
  Arrival Time                  0.426
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.486 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.485 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.449 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.440 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.440 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.385 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.385 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.033 |  0.098 |   0.067 |   -0.287 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.033 |  0.000 |   0.067 |   -0.287 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.207 |  0.142 |   0.209 |   -0.145 | 
     | test_pe/U65                                        |                  | MAOI22D1BWP40                   | 0.207 |  0.000 |   0.210 |   -0.144 | 
     | test_pe/U65                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.033 |  0.065 |   0.275 |   -0.079 | 
     | test_pe/FE_OFC51_pe_out_res_14                     |                  | CKBD4BWP40                      | 0.033 |  0.000 |   0.275 |   -0.079 | 
     | test_pe/FE_OFC51_pe_out_res_14                     | I ^ -> Z ^       | CKBD4BWP40                      | 0.168 |  0.099 |   0.374 |    0.020 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.373 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.144 | -0.001 |   0.373 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.030 |  0.031 |   0.404 |    0.050 | 
     | sb_wide/FE_PHC118_out_0_1_i_bar_14                 |                  | BUFFD0BWP40                     | 0.034 | -0.010 |   0.394 |    0.040 | 
     | sb_wide/FE_PHC118_out_0_1_i_bar_14                 | I v -> Z v       | BUFFD0BWP40                     | 0.014 |  0.032 |   0.426 |    0.072 | 
     | sb_wide/out_0_1_id1_bar_reg_14_                    |                  | DFQD2BWP40                      | 0.014 |  0.000 |   0.426 |    0.072 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.230 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.231 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.286 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.056 | 0.006 |  -0.062 |    0.292 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.089 |   0.027 |    0.381 | 
     | sb_wide/out_0_1_id1_bar_reg_14_            |             | DFQD2BWP40   | 0.101 | 0.001 |   0.027 |    0.381 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.019
  Arrival Time                  0.374
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.486 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.486 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.450 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.443 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.443 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.387 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.385 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.287 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.287 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.268 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.268 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.224 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.224 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.112 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.247 |   -0.108 | 
     | sb_1b/U23                          |              | MUX4D1BWP40                     | 0.143 | 0.004 |   0.247 |   -0.108 | 
     | sb_1b/U23                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.051 | 0.127 |   0.374 |    0.019 | 
     | sb_1b/out_0_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.051 | 0.000 |   0.374 |    0.019 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.231 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.232 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.287 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.300 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.385 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.031 |    0.385 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.043
  Arrival Time                  0.400
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.489 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.488 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.452 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.444 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.444 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.389 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.388 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.033 |  0.098 |   0.067 |   -0.290 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.033 |  0.000 |   0.067 |   -0.290 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.207 |  0.142 |   0.209 |   -0.148 | 
     | test_pe/U65                                        |                  | MAOI22D1BWP40                   | 0.207 |  0.000 |   0.210 |   -0.148 | 
     | test_pe/U65                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.033 |  0.065 |   0.275 |   -0.083 | 
     | test_pe/FE_OFC51_pe_out_res_14                     |                  | CKBD4BWP40                      | 0.033 |  0.000 |   0.275 |   -0.083 | 
     | test_pe/FE_OFC51_pe_out_res_14                     | I ^ -> Z ^       | CKBD4BWP40                      | 0.168 |  0.099 |   0.374 |    0.017 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.373 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.144 | -0.002 |   0.373 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.035 |  0.038 |   0.411 |    0.053 | 
     | sb_wide/out_2_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.040 | -0.011 |   0.400 |    0.043 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.233 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.234 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.290 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.002 |  -0.066 |    0.292 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.082 |   0.016 |    0.373 | 
     | sb_wide/out_2_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.077 | 0.000 |   0.016 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.394
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.490 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.489 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.453 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD8BWP40                    | 0.043 |  0.007 |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD8BWP40                    | 0.047 |  0.056 |  -0.032 |   -0.390 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.047 |  0.002 |  -0.030 |   -0.389 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.040 |  0.110 |   0.080 |   -0.279 | 
     | test_pe/U204                       |                  | CKND1BWP40                      | 0.040 |  0.001 |   0.081 |   -0.278 | 
     | test_pe/U204                       | I v -> ZN ^      | CKND1BWP40                      | 0.218 |  0.133 |   0.214 |   -0.144 | 
     | test_pe/U67                        |                  | MAOI22D1BWP40                   | 0.218 |  0.001 |   0.215 |   -0.144 | 
     | test_pe/U67                        | B1 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.075 |   0.290 |   -0.069 | 
     | test_pe/FE_OFC25_pe_out_res_15     |                  | CKBD4BWP40                      | 0.054 |  0.000 |   0.290 |   -0.069 | 
     | test_pe/FE_OFC25_pe_out_res_15     | I ^ -> Z ^       | CKBD4BWP40                      | 0.139 |  0.085 |   0.375 |    0.016 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.371 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.119 | -0.005 |   0.371 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b           | 0.035 |  0.033 |   0.404 |    0.045 | 
     | sb_wide/out_1_3_id1_bar_reg_15_    |                  | DFQD2BWP40                      | 0.040 | -0.010 |   0.394 |    0.035 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.234 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.049 | 0.001 |  -0.123 |    0.235 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.057 | 0.058 |  -0.065 |    0.293 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.009 |  -0.056 |    0.303 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.081 |   0.025 |    0.384 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.073 | 0.001 |   0.026 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.018
  Arrival Time                  0.377
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.490 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.489 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.453 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.390 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.389 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.290 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.290 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.272 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.272 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.227 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.227 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.116 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.248 |   -0.111 | 
     | sb_1b/U37                          |              | MUX4D0BWP40                     | 0.143 | 0.005 |   0.248 |   -0.111 | 
     | sb_1b/U37                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.055 | 0.128 |   0.376 |    0.018 | 
     | sb_1b/out_0_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.055 | 0.000 |   0.377 |    0.018 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.234 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.235 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.291 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.304 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.388 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.101 | 0.001 |   0.030 |    0.389 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.419
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.491 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.491 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.455 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.446 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.446 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.391 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.390 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.036 |  0.100 |   0.069 |   -0.291 | 
     | test_pe/test_opt_reg_file/U26                      |                  | CKMUX2D2BWP40                   | 0.036 |  0.000 |   0.069 |   -0.291 | 
     | test_pe/test_opt_reg_file/U26                      | I0 ^ -> Z ^      | CKMUX2D2BWP40                   | 0.185 |  0.119 |   0.188 |   -0.172 | 
     | test_pe/U49                                        |                  | MAOI22D0BWP40                   | 0.185 |  0.001 |   0.190 |   -0.170 | 
     | test_pe/U49                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.060 |  0.073 |   0.263 |   -0.097 | 
     | test_pe/FE_OFC34_pe_out_res_3                      |                  | CKBD4BWP40                      | 0.060 |  0.000 |   0.263 |   -0.097 | 
     | test_pe/FE_OFC34_pe_out_res_3                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.204 |  0.116 |   0.379 |    0.019 | 
     | test_pe                                            | res[3] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.384 |    0.024 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   |                  | nem_ohmux_invd1_4i_8b           | 0.176 |  0.005 |   0.384 |    0.024 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd1_4i_8b           | 0.048 |  0.046 |   0.430 |    0.070 | 
     | sb_wide/out_3_2_id1_bar_reg_3_                     |                  | DFQD0BWP40                      | 0.054 | -0.011 |   0.419 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.236 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.237 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.292 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.057 | 0.011 |  -0.057 |    0.303 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.089 |   0.032 |    0.392 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.099 | 0.001 |   0.032 |    0.392 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.012
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.043
  Arrival Time                  0.405
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.493 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.492 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.456 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.449 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD8BWP40                    | 0.043 |  0.007 |  -0.088 |   -0.449 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD8BWP40                    | 0.047 |  0.056 |  -0.032 |   -0.393 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.047 |  0.002 |  -0.030 |   -0.392 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.040 |  0.110 |   0.080 |   -0.282 | 
     | test_pe/U204                       |                  | CKND1BWP40                      | 0.040 |  0.001 |   0.081 |   -0.281 | 
     | test_pe/U204                       | I v -> ZN ^      | CKND1BWP40                      | 0.218 |  0.133 |   0.214 |   -0.147 | 
     | test_pe/U53                        |                  | MAOI22D0BWP40                   | 0.218 |  0.002 |   0.216 |   -0.145 | 
     | test_pe/U53                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.063 |   0.279 |   -0.083 | 
     | test_pe/FE_OFC55_pe_out_res_12     |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.279 |   -0.083 | 
     | test_pe/FE_OFC55_pe_out_res_12     | I ^ -> Z ^       | BUFFD3BWP40                     | 0.166 |  0.106 |   0.385 |    0.024 | 
     | test_pe                            | res[12] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.380 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.142 | -0.005 |   0.380 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15  | I3_4 ^ -> ZN_4 v | nem_ohmux_invd1_4i_8b           | 0.037 |  0.035 |   0.415 |    0.053 | 
     | sb_wide/out_1_1_id1_bar_reg_12_    |                  | DFQD2BWP40                      | 0.041 | -0.011 |   0.405 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.237 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.239 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.294 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.053 | 0.001 |  -0.067 |    0.295 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.012 |    0.374 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            |             | DFQD2BWP40   | 0.072 | 0.000 |   0.012 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.045
  Arrival Time                  0.408
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.493 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.457 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.448 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.394 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.393 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.033 |  0.098 |   0.067 |   -0.295 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.033 |  0.000 |   0.067 |   -0.295 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.207 |  0.142 |   0.209 |   -0.153 | 
     | test_pe/U65                                        |                  | MAOI22D1BWP40                   | 0.207 |  0.000 |   0.210 |   -0.153 | 
     | test_pe/U65                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.033 |  0.065 |   0.275 |   -0.087 | 
     | test_pe/FE_OFC51_pe_out_res_14                     |                  | CKBD4BWP40                      | 0.033 |  0.000 |   0.275 |   -0.087 | 
     | test_pe/FE_OFC51_pe_out_res_14                     | I ^ -> Z ^       | CKBD4BWP40                      | 0.168 |  0.099 |   0.374 |    0.012 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.373 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.144 | -0.001 |   0.373 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.046 |  0.045 |   0.418 |    0.056 | 
     | sb_wide/out_3_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.052 | -0.011 |   0.408 |    0.045 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.238 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.239 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.294 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.056 | 0.007 |  -0.061 |    0.301 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.083 |   0.022 |    0.384 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.022 |    0.385 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.027
  Arrival Time                  0.391
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.495 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.458 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.450 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.450 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.395 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.394 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.052 |  0.108 |   0.078 |   -0.286 | 
     | test_pe/test_opt_reg_file/U24                      |                  | CKMUX2D2BWP40                   | 0.052 |  0.000 |   0.078 |   -0.286 | 
     | test_pe/test_opt_reg_file/U24                      | I0 ^ -> Z ^      | CKMUX2D2BWP40                   | 0.190 |  0.131 |   0.208 |   -0.155 | 
     | test_pe/U45                                        |                  | MAOI22D0BWP40                   | 0.190 |  0.001 |   0.209 |   -0.155 | 
     | test_pe/U45                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.062 |   0.271 |   -0.093 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.271 |   -0.093 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.142 |  0.091 |   0.362 |   -0.002 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.356 |   -0.007 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   |                  | nem_ohmux_invd1_4i_8b           | 0.121 | -0.006 |   0.356 |   -0.007 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b           | 0.047 |  0.046 |   0.402 |    0.038 | 
     | sb_wide/out_0_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.052 | -0.011 |   0.391 |    0.027 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.239 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.049 | 0.001 |  -0.123 |    0.240 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.057 | 0.058 |  -0.065 |    0.298 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.011 |  -0.054 |    0.310 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.081 |   0.027 |    0.391 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.028 |    0.392 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.010
  Arrival Time                  0.375
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.034 |       |  -0.131 |   -0.497 | 
     | CTS_ccl_a_buf_00011                |              | CKBD16BWP40                     | 0.034 | 0.001 |  -0.131 |   -0.496 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD16BWP40                     | 0.038 | 0.036 |  -0.095 |   -0.460 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.453 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.043 | 0.007 |  -0.088 |   -0.453 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.047 | 0.056 |  -0.032 |   -0.397 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.047 | 0.001 |  -0.030 |   -0.396 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.099 |   0.068 |   -0.297 | 
     | test_pe/U14                        |              | CKND1BWP40                      | 0.014 | 0.000 |   0.068 |   -0.297 | 
     | test_pe/U14                        | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.019 |   0.087 |   -0.279 | 
     | test_pe/U207                       |              | AOI21D0BWP40                    | 0.026 | 0.000 |   0.087 |   -0.279 | 
     | test_pe/U207                       | A2 ^ -> ZN v | AOI21D0BWP40                    | 0.065 | 0.044 |   0.131 |   -0.234 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD1BWP40                     | 0.065 | 0.000 |   0.131 |   -0.234 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD1BWP40                     | 0.143 | 0.111 |   0.243 |   -0.123 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.249 |   -0.117 | 
     | sb_1b/U11                          |              | MUX4D0BWP40                     | 0.143 | 0.006 |   0.249 |   -0.117 | 
     | sb_1b/U11                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.066 | 0.127 |   0.375 |    0.010 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD0BWP40                     | 0.066 | 0.000 |   0.375 |    0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.049 |       |  -0.124 |    0.241 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.049 | 0.001 |  -0.123 |    0.242 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.055 |  -0.068 |    0.298 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.057 | 0.013 |  -0.054 |    0.311 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.084 |   0.030 |    0.395 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.396 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.054
  Arrival Time                  0.421
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.499 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.498 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.462 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.454 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.454 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.399 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.398 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.036 |  0.100 |   0.069 |   -0.298 | 
     | test_pe/test_opt_reg_file/U26                      |                  | CKMUX2D2BWP40                   | 0.036 |  0.000 |   0.069 |   -0.298 | 
     | test_pe/test_opt_reg_file/U26                      | I0 ^ -> Z ^      | CKMUX2D2BWP40                   | 0.185 |  0.119 |   0.188 |   -0.179 | 
     | test_pe/U49                                        |                  | MAOI22D0BWP40                   | 0.185 |  0.001 |   0.190 |   -0.178 | 
     | test_pe/U49                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.060 |  0.073 |   0.263 |   -0.105 | 
     | test_pe/FE_OFC34_pe_out_res_3                      |                  | CKBD4BWP40                      | 0.060 |  0.000 |   0.263 |   -0.105 | 
     | test_pe/FE_OFC34_pe_out_res_3                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.204 |  0.116 |   0.379 |    0.012 | 
     | test_pe                                            | res[3] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.389 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   |                  | nem_ohmux_invd1_4i_8b           | 0.176 |  0.010 |   0.389 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd1_4i_8b           | 0.039 |  0.042 |   0.431 |    0.064 | 
     | sb_wide/out_3_1_id1_bar_reg_3_                     |                  | DFQD2BWP40                      | 0.044 | -0.010 |   0.421 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.243 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.123 |    0.244 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.055 |  -0.068 |    0.300 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.056 | 0.007 |  -0.061 |    0.306 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.083 |   0.022 |    0.389 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             |             | DFQD2BWP40   | 0.078 | 0.000 |   0.022 |    0.389 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.034
  Arrival Time                  0.405
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.034 |        |  -0.131 |   -0.503 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.034 |  0.001 |  -0.131 |   -0.502 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.038 |  0.036 |  -0.095 |   -0.466 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.086 |   -0.457 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.043 |  0.009 |  -0.086 |   -0.457 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.031 |   -0.403 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.031 |   -0.402 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.033 |  0.098 |   0.067 |   -0.304 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.033 |  0.000 |   0.067 |   -0.304 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.207 |  0.142 |   0.209 |   -0.162 | 
     | test_pe/U65                                        |                  | MAOI22D1BWP40                   | 0.207 |  0.000 |   0.210 |   -0.162 | 
     | test_pe/U65                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.033 |  0.065 |   0.275 |   -0.096 | 
     | test_pe/FE_OFC51_pe_out_res_14                     |                  | CKBD4BWP40                      | 0.033 |  0.000 |   0.275 |   -0.096 | 
     | test_pe/FE_OFC51_pe_out_res_14                     | I ^ -> Z ^       | CKBD4BWP40                      | 0.168 |  0.099 |   0.374 |    0.003 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.374 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.144 | -0.000 |   0.374 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.040 |  0.042 |   0.416 |    0.045 | 
     | sb_wide/out_1_3_id1_bar_reg_14_                    |                  | DFQD2BWP40                      | 0.045 | -0.011 |   0.405 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.049 |       |  -0.124 |    0.247 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.049 | 0.001 |  -0.123 |    0.248 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.057 | 0.058 |  -0.065 |    0.306 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.009 |  -0.056 |    0.315 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.081 |   0.025 |    0.397 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            |             | DFQD2BWP40   | 0.073 | 0.001 |   0.026 |    0.397 | 
     +--------------------------------------------------------------------------------------------------------------+ 

