{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730275346166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730275346166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 16:02:26 2024 " "Processing started: Wed Oct 30 16:02:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730275346166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1730275346166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc counter -c counter " "Command: quartus_drc counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1730275346166 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1730275346303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1730275346439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counter.sdc " "Synopsys Design Constraints File file not found: 'counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1730275346602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1730275346602 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1730275346604 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1730275346604 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " sys_rst_n " "Node  \"sys_rst_n\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346640 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1730275346640 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " LessThan0~8 " "Node  \"LessThan0~8\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[18\] " "Node  \"cnt\[18\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[4\] " "Node  \"cnt\[4\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[24\] " "Node  \"cnt\[24\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[10\] " "Node  \"cnt\[10\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " led_out~reg0 " "Node  \"led_out~reg0\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[0\] " "Node  \"cnt\[0\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[9\] " "Node  \"cnt\[9\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[14\] " "Node  \"cnt\[14\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[7\] " "Node  \"cnt\[7\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[12\] " "Node  \"cnt\[12\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[11\] " "Node  \"cnt\[11\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[15\] " "Node  \"cnt\[15\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[1\] " "Node  \"cnt\[1\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[20\] " "Node  \"cnt\[20\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[6\] " "Node  \"cnt\[6\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[5\] " "Node  \"cnt\[5\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[16\] " "Node  \"cnt\[16\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[17\] " "Node  \"cnt\[17\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[19\] " "Node  \"cnt\[19\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[13\] " "Node  \"cnt\[13\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[3\] " "Node  \"cnt\[3\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[8\] " "Node  \"cnt\[8\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[25\] " "Node  \"cnt\[25\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[21\] " "Node  \"cnt\[21\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[22\] " "Node  \"cnt\[22\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[2\] " "Node  \"cnt\[2\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[23\] " "Node  \"cnt\[23\]\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[9\]~44 " "Node  \"cnt\[9\]~44\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_NODES_INFO" " cnt\[4\]~34 " "Node  \"cnt\[4\]~34\"" {  } { { "../RTL/counter.v" "" { Text "D:/colleage/fpga/lab2/counter/RTL/counter.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/colleage/fpga/lab2/counter/Quartus_prj/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1730275346642 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1730275346642 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1730275346642 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "50 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 50 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1730275346642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730275346663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 16:02:26 2024 " "Processing ended: Wed Oct 30 16:02:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730275346663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730275346663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730275346663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1730275346663 ""}
