Info: Starting: Create testbench Qsys system
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system.ipx
Info: qsys-generate /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system.qsys --testbench=SIMPLE --output-directory=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3 --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading hw3_tutorials3/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding crc_accelerator_0 [crc_accelerator 1.0]
Progress: Parameterizing module crc_accelerator_0
Progress: Adding gleds [altera_avalon_pio 17.0]
Progress: Parameterizing module gleds
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding my_mm_register_array_0 [my_mm_register_array 1.0]
Progress: Parameterizing module my_mm_register_array_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.0]
Progress: Parameterizing module performance_counter_0
Progress: Adding rleds [altera_avalon_pio 17.0]
Progress: Parameterizing module rleds
Progress: Adding sram_0 [altera_up_avalon_sram 17.0]
Progress: Parameterizing module sram_0
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Adding vga_clk [clock_source 17.0]
Progress: Parameterizing module vga_clk
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 17.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 17.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 17.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 17.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /package/eda/altera/altera17.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /package/eda/altera/altera17.0/quartus/sopc_builder/bin/root_components.ipx
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /package/eda/altera/altera17.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system.ipx
Progress: Loading hw3_tutorials3/nios_system.qsys
Progress: Loading hw3_tutorials3/my_mm_register_array_hw.tcl
Progress: Loading hw3_tutorials3/crc_accelerator_hw.tcl
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/* matched 34 files in 0.10 seconds
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/ip/**/* matched 0 files in 0.00 seconds
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/*/* matched 379 files in 0.07 seconds
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system.ipx described 0 plugins, 3 paths, in 0.17 seconds
Progress: Loading testbench/nios_system_tb.qsys
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/* matched 12 files in 0.19 seconds
Info: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/*/* matched 9 files in 0.02 seconds
Info: /home/ecegridfs/a/695r48/.altera.quartus/ip/17.0/**/* matched 0 files in 0.00 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /package/eda/altera/altera17.0/ip/altera/altera_components.ipx
Info: /package/eda/altera/altera17.0/ip/altera/altera_components.ipx described 1996 plugins, 0 paths, in 0.15 seconds
Info: /package/eda/altera/altera17.0/ip/**/* matched 138 files in 0.18 seconds
Info: /package/eda/altera/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /package/eda/altera/altera17.0/quartus/sopc_builder/builtin.ipx
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index /package/eda/altera/altera17.0/quartus/common/librarian/factories/index.ipx
Info: /package/eda/altera/altera17.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: /package/eda/altera/altera17.0/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.42 seconds
Info: /package/eda/altera/altera17.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.42 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /package/eda/altera/altera17.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios_system
Info: TB_Gen: System design is: nios_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property new_sdram_controller_0_wire EXPORT_OF
Info: get_instance_property new_sdram_controller_0 CLASS_NAME
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.wire
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.wire
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.wire
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.class
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.version
Info: get_instance_assignments new_sdram_controller_0
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_wire' partner_name: 'new_sdram_controller_0_my_partner'
Info: TB_Gen: Interface 'new_sdram_controller_0_wire' partner_name: 'new_sdram_controller_0_my_partner'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' new_sdram_controller_0_wire.partner_intf: 'conduit'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' new_sdram_controller_0_wire.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_version: ''
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.CONTR_NAME: 'nios_system_new_sdram_controller_0'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.CONTR_NAME: 'nios_system_new_sdram_controller_0'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_DATA_WIDTH: '32'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_DATA_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: send_message Info TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'new_sdram_controller_0_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments new_sdram_controller_0
Info: get_instance_interfaces new_sdram_controller_0
Info: get_instance_interfaces new_sdram_controller_0
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property new_sdram_controller_0_wire EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sram_0_external_interface EXPORT_OF
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.clk
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.clk
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.clk
Info: get_instance_interface_property new_sdram_controller_0 clk CLASS_NAME
Info: get_instance_interface_parameter_value new_sdram_controller_0 clk clockRate
Info: get_instance_interface_property new_sdram_controller_0 clk CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property new_sdram_controller_0_wire EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sram_0_external_interface EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk_0 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' partner_implicit_name: 'new_sdram_controller_0_my_partner'
Info: TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' partner_implicit_name: 'new_sdram_controller_0_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: TB_Gen: Implicit assignment 'new_sdram_controller_0_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: get_instance_property new_sdram_controller_0 CLASS_NAME
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sram_0_external_interface EXPORT_OF
Info: get_instance_property sram_0 CLASS_NAME
Info: get_instance_assignment sram_0 testbench.partner.map.external_interface
Info: send_message Info TB_Gen: Creating testbench system : nios_system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : nios_system_tb with clock and reset BFMs
Info: create_system nios_system_tb
Info: add_instance nios_system_inst nios_system 
Info: set_use_testbench_naming_pattern true nios_system
Info: get_instance_interfaces nios_system_inst
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: get_instance_interface_property nios_system_inst sram_0_external_interface CLASS_NAME
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: add_instance nios_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst clk clockRate
Info: set_instance_parameter_value nios_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: get_instance_interfaces nios_system_inst_clk_bfm
Info: get_instance_interface_property nios_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_system_inst_clk_bfm.clk nios_system_inst.clk
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: add_instance nios_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nios_system_inst reset
Info: get_instance_interface_port_property nios_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property nios_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nios_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nios_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nios_system_inst_reset_bfm
Info: get_instance_interface_property nios_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst reset associatedClock
Info: get_instance_interfaces nios_system_inst_clk_bfm
Info: get_instance_interface_property nios_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nios_system_inst_reset_bfm is not associated to any clock; connecting nios_system_inst_reset_bfm to 'nios_system_inst_clk_bfm.clk'
Warning: TB_Gen: nios_system_inst_reset_bfm is not associated to any clock; connecting nios_system_inst_reset_bfm to 'nios_system_inst_clk_bfm.clk'
Info: add_connection nios_system_inst_clk_bfm.clk nios_system_inst_reset_bfm.clk
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: get_instance_interfaces nios_system_inst_reset_bfm
Info: get_instance_interface_property nios_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst_reset_bfm reset CLASS_NAME
Info: add_connection nios_system_inst_reset_bfm.reset nios_system_inst.reset
Info: get_instance_interface_property nios_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: new_sdram_controller_0_wire
Info: TB_Gen: conduit_end (for partner module) found: new_sdram_controller_0_wire
Info: add_instance new_sdram_controller_0_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value new_sdram_controller_0_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value new_sdram_controller_0_my_partner CONTR_NAME nios_system_new_sdram_controller_0
Info: set_instance_parameter_value new_sdram_controller_0_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value new_sdram_controller_0_my_partner SDRAM_COL_WIDTH 10
Info: set_instance_parameter_value new_sdram_controller_0_my_partner SDRAM_DATA_WIDTH 32
Info: set_instance_parameter_value new_sdram_controller_0_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value new_sdram_controller_0_my_partner SDRAM_ROW_WIDTH 13
Info: get_instance_interface_property nios_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: get_instance_interface_property new_sdram_controller_0_my_partner conduit CLASS_NAME
Info: get_instance_interface_property nios_system_inst new_sdram_controller_0_wire CLASS_NAME
Info: get_instance_interface_property new_sdram_controller_0_my_partner conduit CLASS_NAME
Info: add_connection new_sdram_controller_0_my_partner.conduit nios_system_inst.new_sdram_controller_0_wire
Info: get_instance_interface_property new_sdram_controller_0_my_partner clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: get_instance_interface_property new_sdram_controller_0_my_partner clk CLASS_NAME
Info: get_instance_interfaces nios_system_inst_clk_bfm
Info: get_instance_interface_property nios_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_system_inst_clk_bfm.clk new_sdram_controller_0_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: nios_system_tb.qsys
Info: TB_Gen: Saving testbench system: nios_system_tb.qsys
Info: save_system nios_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb.qsys
Info: Done
Info: qsys-generate /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/nios_system_tb.qsys
Progress: Reading input file
Progress: Adding new_sdram_controller_0_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module new_sdram_controller_0_my_partner
Progress: Adding nios_system_inst [nios_system 1.0]
Progress: Parameterizing module nios_system_inst
Progress: Adding nios_system_inst_clk_bfm [altera_avalon_clock_source 17.0]
Progress: Parameterizing module nios_system_inst_clk_bfm
Progress: Adding nios_system_inst_reset_bfm [altera_avalon_reset_source 17.0]
Progress: Parameterizing module nios_system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_tb.nios_system_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system_tb.nios_system_inst.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: nios_system_tb.nios_system_inst.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_system_tb.nios_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_system_tb.nios_system_inst_clk_bfm:            $Revision: #1 $
Info: nios_system_tb.nios_system_inst_clk_bfm:            $Date: 2017/01/22 $
Info: nios_system_tb.nios_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: nios_system_tb.nios_system_inst_reset_bfm:            $Revision: #1 $
Info: nios_system_tb.nios_system_inst_reset_bfm:            $Date: 2017/01/22 $
Info: nios_system_tb.nios_system_inst_reset_bfm: Reset is negatively asserted.
Warning: nios_system_tb.nios_system_inst: nios_system_inst.sram_0_external_interface must be exported, or connected to a matching conduit.
Info: nios_system_tb: Generating nios_system_tb "nios_system_tb" for SIM_VERILOG
Info: new_sdram_controller_0_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: new_sdram_controller_0_my_partner:   Generation command is [exec /package/eda/altera/altera17.0/quartus/linux64/perl/bin/perl -I /package/eda/altera/altera17.0/quartus/linux64/perl/lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin -I /package/eda/altera/altera17.0/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- /package/eda/altera/altera17.0/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=/tmp/alt8899_5714568927150582069.dir/0225_sopcgen/ --quartus_dir=/package/eda/altera/altera17.0/quartus --language=verilog --sdram_data_width=32 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: new_sdram_controller_0_my_partner: # 2021.09.29 17:43:09 (*) Starting SDRAM Simulation Partner Module generation
Info: new_sdram_controller_0_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: new_sdram_controller_0_my_partner: "nios_system_tb" instantiated altera_sdram_partner_module "new_sdram_controller_0_my_partner"
Info: nios_system_inst: "nios_system_tb" instantiated nios_system "nios_system_inst"
Info: nios_system_inst_clk_bfm: "nios_system_tb" instantiated altera_avalon_clock_source "nios_system_inst_clk_bfm"
Info: nios_system_inst_reset_bfm: "nios_system_tb" instantiated altera_avalon_reset_source "nios_system_inst_reset_bfm"
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: crc_accelerator_0: "nios_system_inst" instantiated crc_accelerator "crc_accelerator_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /package/eda/altera/altera17.0/quartus/linux64/perl/bin/perl -I /package/eda/altera/altera17.0/quartus/linux64/perl/lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=/tmp/alt8899_5714568927150582069.dir/0229_jtag_uart_0_gen/ --quartus_dir=/package/eda/altera/altera17.0/quartus --verilog --config=/tmp/alt8899_5714568927150582069.dir/0229_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8899_5714568927150582069.dir/0229_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'nios_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /package/eda/altera/altera17.0/quartus/linux64/perl/bin/perl -I /package/eda/altera/altera17.0/quartus/linux64/perl/lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_new_sdram_controller_0 --dir=/tmp/alt8899_5714568927150582069.dir/0230_new_sdram_controller_0_gen/ --quartus_dir=/package/eda/altera/altera17.0/quartus --verilog --config=/tmp/alt8899_5714568927150582069.dir/0230_new_sdram_controller_0_gen//nios_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8899_5714568927150582069.dir/0230_new_sdram_controller_0_gen/  ]
Info: new_sdram_controller_0: Done RTL generation for module 'nios_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "nios_system_inst" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /package/eda/altera/altera17.0/quartus/linux64/eperlcmd -I /package/eda/altera/altera17.0/quartus/linux64/perl/lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin -I /package/eda/altera/altera17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /package/eda/altera/altera17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /package/eda/altera/altera17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /package/eda/altera/altera17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /package/eda/altera/altera17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=/tmp/alt8899_5714568927150582069.dir/0231_nios2_qsys_0_gen/ --quartus_bindir=/package/eda/altera/altera17.0/quartus/linux64 --verilog --config=/tmp/alt8899_5714568927150582069.dir/0231_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8899_5714568927150582069.dir/0231_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2021.09.29 17:43:13 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2021.09.29 17:43:13 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   Couldn't query license setup in Quartus directory /package/eda/altera/altera17.0/quartus/linux64
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2021.09.29 17:43:14 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2021.09.29 17:43:16 (*)   Creating '/tmp/alt8899_5714568927150582069.dir/0231_nios2_qsys_0_gen//nios_system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2021.09.29 17:43:16 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2021.09.29 17:43:16 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2021.09.29 17:43:18 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: performance_counter_0: Starting RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec /package/eda/altera/altera17.0/quartus/linux64/perl/bin/perl -I /package/eda/altera/altera17.0/quartus/linux64/perl/lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera17.0/quartus/sopc_builder/bin -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /package/eda/altera/altera17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_performance_counter_0 --dir=/tmp/alt8899_5714568927150582069.dir/0232_performance_counter_0_gen/ --quartus_dir=/package/eda/altera/altera17.0/quartus --verilog --config=/tmp/alt8899_5714568927150582069.dir/0232_performance_counter_0_gen//nios_system_performance_counter_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8899_5714568927150582069.dir/0232_performance_counter_0_gen/  ]
Info: performance_counter_0: Done RTL generation for module 'nios_system_performance_counter_0'
Info: performance_counter_0: "nios_system_inst" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "nios_system_inst" instantiated altera_up_avalon_sram "sram_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: sram_0_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_0_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios_system_tb: Done "nios_system_tb" with 37 modules, 68 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system_tb.spd --output-directory=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system_tb.spd --output-directory=/home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	36 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ecegridfs/a/695r48/ece695r/hw3/hw3_tutorials3/nios_system/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Qsys system
