[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Sat Mar 08 03:21:02 2025
[*]
[dumpfile] "C:\Users\Saagar\Desktop\ECE_350\ECE350_CPU\test_files\output_files\test_files\output_files\alu_bypass.vcd"
[savefile] "C:\Users\Saagar\Desktop\ECE_350\ECE350_CPU\test_files\output_files\frame.gtkw"
[timestart] 179330
[size] 1000 600
[pos] -1 -1
*-14.079127 190140 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] Wrapper_tb.
[treeopen] Wrapper_tb.RegisterFile.
[sst_width] 197
[signals_width] 279
[sst_expanded] 1
[sst_vpaned_height] 167
@28
Wrapper_tb.CPU.clock
Wrapper_tb.CPU.q_imem[31:0]
@24
Wrapper_tb.CPU.address_imem[31:0]
@420
Wrapper_tb.CPU.branching_PC[31:0]
@28
Wrapper_tb.CPU.branch
Wrapper_tb.CPU.fdinsn_out[31:0]
@420
Wrapper_tb.CPU.fdpc_out[31:0]
@24
Wrapper_tb.CPU.ctrl_readRegA[4:0]
Wrapper_tb.CPU.ctrl_readRegB[4:0]
@420
Wrapper_tb.CPU.data_readRegA[31:0]
Wrapper_tb.CPU.data_readRegB[31:0]
@24
Wrapper_tb.CPU.dxpc_out[31:0]
@c00024
Wrapper_tb.CPU.dxa_out[31:0]
@28
(0)Wrapper_tb.CPU.dxa_out[31:0]
(1)Wrapper_tb.CPU.dxa_out[31:0]
(2)Wrapper_tb.CPU.dxa_out[31:0]
(3)Wrapper_tb.CPU.dxa_out[31:0]
(4)Wrapper_tb.CPU.dxa_out[31:0]
(5)Wrapper_tb.CPU.dxa_out[31:0]
(6)Wrapper_tb.CPU.dxa_out[31:0]
(7)Wrapper_tb.CPU.dxa_out[31:0]
(8)Wrapper_tb.CPU.dxa_out[31:0]
(9)Wrapper_tb.CPU.dxa_out[31:0]
(10)Wrapper_tb.CPU.dxa_out[31:0]
(11)Wrapper_tb.CPU.dxa_out[31:0]
(12)Wrapper_tb.CPU.dxa_out[31:0]
(13)Wrapper_tb.CPU.dxa_out[31:0]
(14)Wrapper_tb.CPU.dxa_out[31:0]
(15)Wrapper_tb.CPU.dxa_out[31:0]
(16)Wrapper_tb.CPU.dxa_out[31:0]
(17)Wrapper_tb.CPU.dxa_out[31:0]
(18)Wrapper_tb.CPU.dxa_out[31:0]
(19)Wrapper_tb.CPU.dxa_out[31:0]
(20)Wrapper_tb.CPU.dxa_out[31:0]
(21)Wrapper_tb.CPU.dxa_out[31:0]
(22)Wrapper_tb.CPU.dxa_out[31:0]
(23)Wrapper_tb.CPU.dxa_out[31:0]
(24)Wrapper_tb.CPU.dxa_out[31:0]
(25)Wrapper_tb.CPU.dxa_out[31:0]
(26)Wrapper_tb.CPU.dxa_out[31:0]
(27)Wrapper_tb.CPU.dxa_out[31:0]
(28)Wrapper_tb.CPU.dxa_out[31:0]
(29)Wrapper_tb.CPU.dxa_out[31:0]
(30)Wrapper_tb.CPU.dxa_out[31:0]
(31)Wrapper_tb.CPU.dxa_out[31:0]
@1401200
-group_end
@420
Wrapper_tb.CPU.dxb_out[31:0]
@200
-
@24
Wrapper_tb.CPU.data_A[31:0]
Wrapper_tb.CPU.data_B[31:0]
@28
Wrapper_tb.CPU.bypassRS_m
Wrapper_tb.CPU.bypassRS_w
Wrapper_tb.CPU.bypassRT_m
Wrapper_tb.CPU.bypassRT_w
Wrapper_tb.CPU.mult
Wrapper_tb.CPU.mult_t
Wrapper_tb.CPU.mult_trigger
Wrapper_tb.CPU.div
Wrapper_tb.CPU.div_t
Wrapper_tb.CPU.wren
Wrapper_tb.CPU.div_trigger
Wrapper_tb.CPU.multdiv_ready
Wrapper_tb.CPU.not_stalling
@200
-
@24
Wrapper_tb.CPU.alu_out[31:0]
@420
Wrapper_tb.CPU.math_out[31:0]
@28
Wrapper_tb.CPU.xminsn_out[31:0]
@24
Wrapper_tb.CPU.xmo_out[31:0]
@28
Wrapper_tb.CPU.mwinsn_out[31:0]
@420
Wrapper_tb.CPU.mwo_out[31:0]
@28
Wrapper_tb.CPU.wren
@420
Wrapper_tb.CPU.address_dmem[31:0]
Wrapper_tb.CPU.ctrl_writeReg[4:0]
@28
Wrapper_tb.CPU.ctrl_writeEnable
@24
Wrapper_tb.CPU.data_writeReg[31:0]
@c00200
-Wrapper_tb.CPU.xma_out
@1401200
-group_end
@24
Wrapper_tb.CPU.nextPC[31:0]
@420
Wrapper_tb.RegisterFile.r1[31:0]
Wrapper_tb.RegisterFile.r2[31:0]
Wrapper_tb.RegisterFile.r3[31:0]
Wrapper_tb.RegisterFile.r4[31:0]
Wrapper_tb.RegisterFile.r5[31:0]
Wrapper_tb.RegisterFile.r6[31:0]
Wrapper_tb.RegisterFile.r7[31:0]
Wrapper_tb.RegisterFile.r20[31:0]
@24
Wrapper_tb.RegisterFile.r30[31:0]
[pattern_trace] 1
[pattern_trace] 0
