Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jan 10 15:27:57 2019
| Host         : volleyball running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Total_timing_summary_routed.rpt -rpx Total_timing_summary_routed.rpx
| Design       : Total
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.959        0.000                      0                 2345        0.097        0.000                      0                 2345        4.230        0.000                       0                  2037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_Clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_Clock_pin        0.959        0.000                      0                 2345        0.097        0.000                      0                 2345        4.230        0.000                       0                  2037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_Clock_pin
  To Clock:  sys_Clock_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 5.842ns (64.618%)  route 3.199ns (35.382%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.859 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[3]
                         net (fo=1, routed)           1.730    13.049    Affichage/ADDR0__2_n_102
    SLICE_X12Y170        LUT6 (Prop_lut6_I2_O)        0.097    13.146 r  Affichage/ADDR[3]_i_1/O
                         net (fo=1, routed)           0.000    13.146    Affichage/ADDR[3]_i_1_n_0
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.269    13.859    Affichage/Clock_IBUF_BUFG
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[3]/C
                         clock pessimism              0.211    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X12Y170        FDCE (Setup_fdce_C_D)        0.070    14.105    Affichage/ADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.842ns (64.993%)  route 3.147ns (35.007%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 13.858 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[11]
                         net (fo=1, routed)           1.678    12.997    Affichage/ADDR0__2_n_94
    SLICE_X10Y172        LUT6 (Prop_lut6_I2_O)        0.097    13.094 r  Affichage/ADDR[11]_i_1/O
                         net (fo=1, routed)           0.000    13.094    Affichage/ADDR[11]_i_1_n_0
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.268    13.858    Affichage/Clock_IBUF_BUFG
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[11]/C
                         clock pessimism              0.211    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X10Y172        FDCE (Setup_fdce_C_D)        0.069    14.103    Affichage/ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 5.842ns (65.114%)  route 3.130ns (34.886%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 13.858 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[13]
                         net (fo=1, routed)           1.662    12.980    Affichage/ADDR0__2_n_92
    SLICE_X10Y172        LUT6 (Prop_lut6_I2_O)        0.097    13.077 r  Affichage/ADDR[13]_i_2/O
                         net (fo=1, routed)           0.000    13.077    Affichage/ADDR[13]_i_2_n_0
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.268    13.858    Affichage/Clock_IBUF_BUFG
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[13]/C
                         clock pessimism              0.211    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X10Y172        FDCE (Setup_fdce_C_D)        0.072    14.106    Affichage/ADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 5.842ns (65.936%)  route 3.018ns (34.064%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.857 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[5]
                         net (fo=1, routed)           1.550    12.868    Affichage/ADDR0__2_n_100
    SLICE_X13Y171        LUT6 (Prop_lut6_I2_O)        0.097    12.965 r  Affichage/ADDR[5]_i_1/O
                         net (fo=1, routed)           0.000    12.965    Affichage/ADDR[5]_i_1_n_0
    SLICE_X13Y171        FDCE                                         r  Affichage/ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.267    13.857    Affichage/Clock_IBUF_BUFG
    SLICE_X13Y171        FDCE                                         r  Affichage/ADDR_reg[5]/C
                         clock pessimism              0.211    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X13Y171        FDCE (Setup_fdce_C_D)        0.030    14.063    Affichage/ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 5.842ns (65.969%)  route 3.014ns (34.031%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.859 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[0]
                         net (fo=1, routed)           1.545    12.864    Affichage/ADDR0__2_n_105
    SLICE_X12Y170        LUT6 (Prop_lut6_I2_O)        0.097    12.961 r  Affichage/ADDR[0]_i_1/O
                         net (fo=1, routed)           0.000    12.961    Affichage/ADDR[0]_i_1_n_0
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.269    13.859    Affichage/Clock_IBUF_BUFG
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[0]/C
                         clock pessimism              0.211    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X12Y170        FDCE (Setup_fdce_C_D)        0.070    14.105    Affichage/ADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 5.842ns (66.515%)  route 2.941ns (33.485%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.859 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[1]
                         net (fo=1, routed)           1.473    12.791    Affichage/ADDR0__2_n_104
    SLICE_X12Y170        LUT6 (Prop_lut6_I2_O)        0.097    12.888 r  Affichage/ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000    12.888    Affichage/ADDR[1]_i_1_n_0
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.269    13.859    Affichage/Clock_IBUF_BUFG
    SLICE_X12Y170        FDCE                                         r  Affichage/ADDR_reg[1]/C
                         clock pessimism              0.211    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X12Y170        FDCE (Setup_fdce_C_D)        0.069    14.104    Affichage/ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 5.842ns (66.540%)  route 2.938ns (33.460%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 13.858 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[9]
                         net (fo=1, routed)           1.469    12.788    Affichage/ADDR0__2_n_96
    SLICE_X10Y172        LUT6 (Prop_lut6_I2_O)        0.097    12.885 r  Affichage/ADDR[9]_i_1/O
                         net (fo=1, routed)           0.000    12.885    Affichage/ADDR[9]_i_1_n_0
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.268    13.858    Affichage/Clock_IBUF_BUFG
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[9]/C
                         clock pessimism              0.211    14.069    
                         clock uncertainty           -0.035    14.034    
    SLICE_X10Y172        FDCE (Setup_fdce_C_D)        0.070    14.104    Affichage/ADDR_reg[9]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 5.842ns (66.688%)  route 2.918ns (33.312%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.857 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[7]
                         net (fo=1, routed)           1.450    12.768    Affichage/ADDR0__2_n_98
    SLICE_X12Y171        LUT6 (Prop_lut6_I2_O)        0.097    12.865 r  Affichage/ADDR[7]_i_1/O
                         net (fo=1, routed)           0.000    12.865    Affichage/ADDR[7]_i_1_n_0
    SLICE_X12Y171        FDCE                                         r  Affichage/ADDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.267    13.857    Affichage/Clock_IBUF_BUFG
    SLICE_X12Y171        FDCE                                         r  Affichage/ADDR_reg[7]/C
                         clock pessimism              0.211    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X12Y171        FDCE (Setup_fdce_C_D)        0.070    14.103    Affichage/ADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 5.842ns (66.746%)  route 2.911ns (33.254%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.857 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[6]
                         net (fo=1, routed)           1.442    12.761    Affichage/ADDR0__2_n_99
    SLICE_X12Y171        LUT6 (Prop_lut6_I2_O)        0.097    12.858 r  Affichage/ADDR[6]_i_1/O
                         net (fo=1, routed)           0.000    12.858    Affichage/ADDR[6]_i_1_n_0
    SLICE_X12Y171        FDCE                                         r  Affichage/ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.267    13.857    Affichage/Clock_IBUF_BUFG
    SLICE_X12Y171        FDCE                                         r  Affichage/ADDR_reg[6]/C
                         clock pessimism              0.211    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X12Y171        FDCE (Setup_fdce_C_D)        0.072    14.105    Affichage/ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 Affichage/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Affichage/ADDR_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_Clock_pin rise@10.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 5.842ns (68.244%)  route 2.718ns (31.756%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 13.856 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.370     4.105    Affichage/Clock_IBUF_BUFG
    SLICE_X23Y173        FDCE                                         r  Affichage/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.341     4.446 r  Affichage/j_reg[4]/Q
                         net (fo=69, routed)          1.113     5.560    Affichage/j_reg_n_0_[4]
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      2.823     8.383 r  Affichage/ADDR3__0/P[9]
                         net (fo=1, routed)           0.299     8.682    Affichage/ADDR3__0_n_96
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_C[9]_PCOUT[47])
                                                      1.474    10.156 r  Affichage/ADDR0__1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.212    Affichage/ADDR0__1_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.107    11.319 r  Affichage/ADDR0__2/P[12]
                         net (fo=1, routed)           1.250    12.569    Affichage/ADDR0__2_n_93
    SLICE_X11Y173        LUT6 (Prop_lut6_I2_O)        0.097    12.666 r  Affichage/ADDR[12]_i_1/O
                         net (fo=1, routed)           0.000    12.666    Affichage/ADDR[12]_i_1_n_0
    SLICE_X11Y173        FDCE                                         r  Affichage/ADDR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        1.266    13.856    Affichage/Clock_IBUF_BUFG
    SLICE_X11Y173        FDCE                                         r  Affichage/ADDR_reg[12]/C
                         clock pessimism              0.211    14.067    
                         clock uncertainty           -0.035    14.032    
    SLICE_X11Y173        FDCE (Setup_fdce_C_D)        0.030    14.062    Affichage/ADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  1.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Affichage/ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/screen_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.327%)  route 0.209ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.639     1.473    Affichage/Clock_IBUF_BUFG
    SLICE_X11Y173        FDCE                                         r  Affichage/ADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y173        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Affichage/ADDR_reg[12]/Q
                         net (fo=2, routed)           0.209     1.822    VGA/ADDR[12]
    RAMB36_X0Y34         RAMB36E1                                     r  VGA/screen_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.947     2.016    VGA/Clock_IBUF_BUFG
    RAMB36_X0Y34         RAMB36E1                                     r  VGA/screen_reg_0/CLKARDCLK
                         clock pessimism             -0.473     1.543    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.726    VGA/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][5,12][Color][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][5,13][Color][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.966%)  route 0.268ns (59.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.557     1.390    Board_Controller/Clock_IBUF_BUFG
    SLICE_X51Y139        FDRE                                         r  Board_Controller/board_reg[cells][5,12][Color][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  Board_Controller/board_reg[cells][5,12][Color][2]/Q
                         net (fo=3, routed)           0.268     1.799    Board_Controller/board_reg[cells][5,12][Color_n_0_][2]
    SLICE_X53Y140        LUT5 (Prop_lut5_I2_O)        0.045     1.844 r  Board_Controller/board[cells][5,13][Color][2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    Board_Controller/board[cells][5,13][Color][2]_i_1_n_0
    SLICE_X53Y140        FDRE                                         r  Board_Controller/board_reg[cells][5,13][Color][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.826     1.896    Board_Controller/Clock_IBUF_BUFG
    SLICE_X53Y140        FDRE                                         r  Board_Controller/board_reg[cells][5,13][Color][2]/C
                         clock pessimism             -0.240     1.655    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.092     1.747    Board_Controller/board_reg[cells][5,13][Color][2]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][1,18][Color][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][1,19][Color][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.029%)  route 0.291ns (60.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.640     1.474    Board_Controller/Clock_IBUF_BUFG
    SLICE_X55Y156        FDRE                                         r  Board_Controller/board_reg[cells][1,18][Color][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y156        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Board_Controller/board_reg[cells][1,18][Color][0]/Q
                         net (fo=3, routed)           0.291     1.905    Board_Controller/board_reg[cells][1,18][Color_n_0_][0]
    SLICE_X51Y156        LUT6 (Prop_lut6_I4_O)        0.045     1.950 r  Board_Controller/board[cells][1,19][Color][0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    Board_Controller/board[cells][1,19][Color][0]_i_1_n_0
    SLICE_X51Y156        FDRE                                         r  Board_Controller/board_reg[cells][1,19][Color][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.915     1.984    Board_Controller/Clock_IBUF_BUFG
    SLICE_X51Y156        FDRE                                         r  Board_Controller/board_reg[cells][1,19][Color][0]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X51Y156        FDRE (Hold_fdre_C_D)         0.091     1.831    Board_Controller/board_reg[cells][1,19][Color][0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Affichage/ADDR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/screen_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.773%)  route 0.211ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.641     1.475    Affichage/Clock_IBUF_BUFG
    SLICE_X10Y172        FDCE                                         r  Affichage/ADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y172        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  Affichage/ADDR_reg[9]/Q
                         net (fo=2, routed)           0.211     1.849    VGA/ADDR[9]
    RAMB36_X0Y34         RAMB36E1                                     r  VGA/screen_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.947     2.016    VGA/Clock_IBUF_BUFG
    RAMB36_X0Y34         RAMB36E1                                     r  VGA/screen_reg_0/CLKARDCLK
                         clock pessimism             -0.473     1.543    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.726    VGA/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][4,0][rempli]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][4,1][rempli]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.451%)  route 0.074ns (28.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.570     1.403    Board_Controller/Clock_IBUF_BUFG
    SLICE_X9Y147         FDCE                                         r  Board_Controller/board_reg[cells][4,0][rempli]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.141     1.544 r  Board_Controller/board_reg[cells][4,0][rempli]/Q
                         net (fo=15, routed)          0.074     1.619    Board_Controller/board_reg[cells][4,1][rempli]_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I4_O)        0.045     1.664 r  Board_Controller/board[cells][4,1][rempli]_i_1/O
                         net (fo=1, routed)           0.000     1.664    Board_Controller/board[cells][4,1][rempli]_i_1_n_0
    SLICE_X8Y147         FDCE                                         r  Board_Controller/board_reg[cells][4,1][rempli]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.840     1.910    Board_Controller/Clock_IBUF_BUFG
    SLICE_X8Y147         FDCE                                         r  Board_Controller/board_reg[cells][4,1][rempli]/C
                         clock pessimism             -0.493     1.416    
    SLICE_X8Y147         FDCE (Hold_fdce_C_D)         0.121     1.537    Board_Controller/board_reg[cells][4,1][rempli]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Gestion_temps/random/shift_reg_reg_r_110/C
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestion_temps/random/shift_reg_reg_r_111/D
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.567     1.400    Gestion_temps/random/Clock_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  Gestion_temps/random/shift_reg_reg_r_110/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.541 r  Gestion_temps/random/shift_reg_reg_r_110/Q
                         net (fo=1, routed)           0.086     1.627    Gestion_temps/random/shift_reg_reg_r_110_n_0
    SLICE_X10Y110        FDRE                                         r  Gestion_temps/random/shift_reg_reg_r_111/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.838     1.907    Gestion_temps/random/Clock_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  Gestion_temps/random/shift_reg_reg_r_111/C
                         clock pessimism             -0.493     1.413    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.085     1.498    Gestion_temps/random/shift_reg_reg_r_111
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Gestion_temps/random/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.027%)  route 0.187ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.647     1.481    Gestion_temps/random/Clock_IBUF_BUFG
    SLICE_X15Y165        FDRE                                         r  Gestion_temps/random/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y165        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Gestion_temps/random/shift_reg_reg[3]/Q
                         net (fo=12, routed)          0.187     1.809    Gestion_temps/random/RAND_VAL[2]
    SLICE_X12Y164        SRLC32E                                      r  Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.921     1.990    Gestion_temps/random/Clock_IBUF_BUFG
    SLICE_X12Y164        SRLC32E                                      r  Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/CLK
                         clock pessimism             -0.494     1.496    
    SLICE_X12Y164        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.679    Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][8,7][rempli]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][8,8][rempli]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.263%)  route 0.391ns (67.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.570     1.403    Board_Controller/Clock_IBUF_BUFG
    SLICE_X15Y148        FDCE                                         r  Board_Controller/board_reg[cells][8,7][rempli]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDCE (Prop_fdce_C_Q)         0.141     1.544 r  Board_Controller/board_reg[cells][8,7][rempli]/Q
                         net (fo=19, routed)          0.391     1.935    Board_Controller/board_reg[cells][8,7][rempli_n_0_]
    SLICE_X28Y151        LUT5 (Prop_lut5_I4_O)        0.045     1.980 r  Board_Controller/board[cells][8,8][rempli]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Board_Controller/board[cells][8,8][rempli]_i_1_n_0
    SLICE_X28Y151        FDCE                                         r  Board_Controller/board_reg[cells][8,8][rempli]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.924     1.993    Board_Controller/Clock_IBUF_BUFG
    SLICE_X28Y151        FDCE                                         r  Board_Controller/board_reg[cells][8,8][rempli]/C
                         clock pessimism             -0.240     1.753    
    SLICE_X28Y151        FDCE (Hold_fdce_C_D)         0.092     1.845    Board_Controller/board_reg[cells][8,8][rempli]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][14,14][rempli]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][14,15][rempli]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.476%)  route 0.086ns (31.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.645     1.479    Board_Controller/Clock_IBUF_BUFG
    SLICE_X43Y152        FDCE                                         r  Board_Controller/board_reg[cells][14,14][rempli]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  Board_Controller/board_reg[cells][14,14][rempli]/Q
                         net (fo=19, routed)          0.086     1.705    Board_Controller/board_reg[cells][14,14][rempli_n_0_]
    SLICE_X42Y152        LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  Board_Controller/board[cells][14,15][rempli]_i_1/O
                         net (fo=1, routed)           0.000     1.750    Board_Controller/board[cells][14,15][rempli]_i_1_n_0
    SLICE_X42Y152        FDCE                                         r  Board_Controller/board_reg[cells][14,15][rempli]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.920     1.989    Board_Controller/Clock_IBUF_BUFG
    SLICE_X42Y152        FDCE                                         r  Board_Controller/board_reg[cells][14,15][rempli]/C
                         clock pessimism             -0.497     1.492    
    SLICE_X42Y152        FDCE (Hold_fdce_C_D)         0.121     1.613    Board_Controller/board_reg[cells][14,15][rempli]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Board_Controller/board_reg[cells][10,22][rempli]/C
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Board_Controller/board_reg[cells][10,23][rempli]/D
                            (rising edge-triggered cell FDCE clocked by sys_Clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_Clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_Clock_pin rise@0.000ns - sys_Clock_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.162%)  route 0.087ns (31.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.640     1.474    Board_Controller/Clock_IBUF_BUFG
    SLICE_X43Y163        FDCE                                         r  Board_Controller/board_reg[cells][10,22][rempli]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Board_Controller/board_reg[cells][10,22][rempli]/Q
                         net (fo=19, routed)          0.087     1.702    Board_Controller/board_reg[cells][10,22][rempli_n_0_]
    SLICE_X42Y163        LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  Board_Controller/board[cells][10,23][rempli]_i_1/O
                         net (fo=1, routed)           0.000     1.747    Board_Controller/board[cells][10,23][rempli]_i_1_n_0
    SLICE_X42Y163        FDCE                                         r  Board_Controller/board_reg[cells][10,23][rempli]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_Clock_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  Clock_IBUF_BUFG_inst/O
                         net (fo=2038, routed)        0.914     1.983    Board_Controller/Clock_IBUF_BUFG
    SLICE_X42Y163        FDCE                                         r  Board_Controller/board_reg[cells][10,23][rempli]/C
                         clock pessimism             -0.496     1.487    
    SLICE_X42Y163        FDCE (Hold_fdce_C_D)         0.121     1.608    Board_Controller/board_reg[cells][10,23][rempli]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_Clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y34    VGA/screen_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X0Y66    VGA/screen_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y34    VGA/screen_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y66    VGA/screen_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y170   Affichage/ADDR_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y171   Affichage/ADDR_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y172   Affichage/ADDR_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y173   Affichage/ADDR_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y172   Affichage/ADDR_reg[13]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[131]_srl32___Gestion_temps_random_shift_reg_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[67]_srl32___Gestion_temps_random_shift_reg_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[99]_srl32___Gestion_temps_random_shift_reg_reg_r_94/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y126   Gestion_temps/random/shift_reg_reg[149]_srl18___Gestion_temps_random_shift_reg_reg_r_144/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y126   Gestion_temps/random/shift_reg_reg[149]_srl18___Gestion_temps_random_shift_reg_reg_r_144/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X10Y127   Gestion_temps/random/shift_reg_reg[164]_srl11___Gestion_temps_random_shift_reg_reg_r_9/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[131]_srl32___Gestion_temps_random_shift_reg_reg_r_126/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X10Y127   Gestion_temps/random/shift_reg_reg[164]_srl11___Gestion_temps_random_shift_reg_reg_r_9/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[131]_srl32___Gestion_temps_random_shift_reg_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[67]_srl32___Gestion_temps_random_shift_reg_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[99]_srl32___Gestion_temps_random_shift_reg_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y126   Gestion_temps/random/shift_reg_reg[149]_srl18___Gestion_temps_random_shift_reg_reg_r_144/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X10Y127   Gestion_temps/random/shift_reg_reg[164]_srl11___Gestion_temps_random_shift_reg_reg_r_9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X10Y127   Gestion_temps/random/shift_reg_reg[164]_srl11___Gestion_temps_random_shift_reg_reg_r_9/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[131]_srl32___Gestion_temps_random_shift_reg_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y126   Gestion_temps/random/shift_reg_reg[149]_srl18___Gestion_temps_random_shift_reg_reg_r_144/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X12Y164   Gestion_temps/random/shift_reg_reg[35]_srl32___Gestion_temps_random_shift_reg_reg_r_30/CLK



