# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/8b3d" --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/6b56/hdl" --include "../../../../../Audio_video test_1/Audio_video test_1.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "G:/Vivado_2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../Audio_test.srcs/sources_1/imports/new/AXI_aud_interface.v" \
"../../../../Audio_test.srcs/sources_1/imports/wee/FIFO.v" \
"../../../../Audio_test.srcs/sources_1/imports/new/LR_Stream2AXI_interface.v" \
"../../../../Audio_test.ip_user_files/bd/Axi_aud_demux/ip/Axi_aud_demux_AXI_aud_interface_0_0/sim/Axi_aud_demux_AXI_aud_interface_0_0.v" \
"../../../../Audio_test.ip_user_files/bd/Axi_aud_demux/ip/Axi_aud_demux_LR_Stream2AXI_interf_0_0/sim/Axi_aud_demux_LR_Stream2AXI_interf_0_0.v" \
"../../../../Audio_test.ip_user_files/bd/Axi_aud_demux/sim/Axi_aud_demux.v" \
"../../../../Audio_test.srcs/sources_1/imports/hdl/Axi_aud_demux_wrapper.v" \

sv xil_defaultlib  --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/8b3d" --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Audio_test.srcs/sources_1/bd/base/ipshared/6b56/hdl" --include "../../../../../Audio_video test_1/Audio_video test_1.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "G:/Vivado_2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../Audio_test.srcs/sim_1/imports/new/Axi_aud_demux_wrapper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
