Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 74c8c5e271bf4ba7b2057bd2c317d016 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUop [D:/New folder/Datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUop [D:/New folder/Datapath.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port addr [D:/New folder/Datapath.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn [D:/New folder/Datapath.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port B [D:/New folder/Datapath.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NBitRegister_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RCA_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
