*****************************************************************

  Device    [devD_S]

  Author    []

  Abstract  [D Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devD_S : device CLMS
{
    parameter
    (
        config bit INITD[31:0]     = 32'h0000_0000,
        config string FGD_MODE     = "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
        config string LATCH_SETD   = "RESET",             // USED it when place it in IOL
        // Used these parameter for CLM     
        config string LATCH_CE_EN_D  = "USED",               //1'b0 => "UNUSED";   1'b1 => "USED"
        config string LATCH_LRS_EN_D = "USED",              //1'b0 => "UNUSED";   1'b1 => "USED"
                
        config string RAM_LUT_SEL  = "LUT",               // "RAM"  "LUT" 
        config string GRS_EN       = "FALSE",             // "TRUE" "FALSE"
        config string LRS_EN       = "TRUE",              // "TRUE" "FALSE"
        config string Y3MUX_SEL    = "FG",                // "L8"  "FG" "CY"
        config string Q3MUX_SEL    = "Y3",                // "Y3"  "FFCD" "M3"        
        config string CEMUX_SEL    = "CE",                // "CE" "CEIN" 
        config string RSMUX_SEL    = "RS",                // "RS" "RSIN"
        config bit    CLK_POS      = 1'b0,                // 1'b0: "CLK"; 1'b1: "CLK_B"   
        config bit    CE_POS       = 1'b0,                // 1'b0: "CE";  1'b1: "CE_B"
        config bit    RS_POS       = 1'b0,                // 1'b0: "RS"   1'b1:  "RS_B"                     
        config string SYNC_MODE    = "SYNC",              // "SYNC" "ASYNC"
        config string FF3_SET      = "RESET"              // "RESET" "SET"
    );
    
    port
    (        
               input    D0, D1, D2, D3, D4, DD,
               output   Y3, Q3,  
               input    M3,
               input    RS, CE, CLK,
        logic  input    FGD_CIN,
               output   COUT,
               input    RSIN,
               output   RSOUT,
               input    CEIN,
               output   CEOUT

    );
}; // end of device devD_S


/*******************************************************************************

  Device    [devD_S]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devD_S
{
    // Wires for input ports
    wire ntD0, ntD1, ntD2, ntD3, ntD4, ntDD; 
    wire ntM3;
    wire ntRS, ntCE, ntCLK;
    wire ntRSIN;
    wire ntCEIN;

    // Wires connecting to output ports
    wire ntY3MUX,ntFF3_Q;
    wire ntCYD;
    wire ntRSMUX;
    wire ntCEMUX;

    // Internal wires
    wire ntFGD_Z;
    wire ntQ3MUX;    
    wire ntCYC;

    wire ntRSPOLMUX, ntCEPOLMUX, ntCLKPOLMUX;
    //
    // Connection to ports
    //
 
    ntD0      <= D0;
    ntD1      <= D1;
    ntD2      <= D2;
    ntD3      <= D3;
    ntD4      <= D4;
    ntDD      <= DD;

    ntM3      <= M3;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntCYC     <= FGD_CIN;
    ntRSIN    <= RSIN;
    ntCEIN    <= CEIN;

    Y3        <= ntY3MUX;
    Q3        <= ntFF3_Q;
      
    COUT      <= ntCYD;
    RSOUT     <= ntRSMUX;
    CEOUT     <= ntCEMUX;
    
    //
    // Instances. FGA section
    //

    device FGS FGD 
        parameter map
        (
            INIT        => INITD,
            MODE        => FGD_MODE,
            RAM_LUT_SEL => RAM_LUT_SEL
        )
        port map 
        (
            A0   => ntD0, A1  => ntD1, A2  => ntD2, A3  => ntD3, A4  => ntD4,       
            WD   => ntDD,
            CIN  => ntCYC,
            COUT => ntCYD,
            Z    => ntFGD_Z 
        );

    device Y3MUX Y3MUX
        parameter map
        (
            CFG  => Y3MUX_SEL
        )     
        port map
        (
            FG  => ntFGD_Z, CY => ntCYD,
            Z   => ntY3MUX
        );
    
    device Q3MUX Q3MUX
        parameter map
        (
            CFG  => Q3MUX_SEL
        )    
        port map
        (
            Y3  => ntY3MUX, M3 => ntM3,
            Z   => ntQ3MUX
        );
    
    device FF FF3
        parameter map
        (
            GRS_EN => GRS_EN,
            LRS_EN => LRS_EN,
            SET     => FF3_SET,
            SYNC    => SYNC_MODE
        )
        port map
        (
            D  => ntQ3MUX,
            RS => ntRSMUX, CE => ntCEMUX, CK => ntCLKPOLMUX,
            Q  => ntFF3_Q
        );

    device RSMUX RSMUX
        parameter map
        (
            CFG    => RSMUX_SEL
        )    
        port map
        (
            RS  => ntRSPOLMUX, RSIN => ntRSIN,
            Y   => ntRSMUX
        );

    device CEMUX CEMUX
        parameter map
        (
            CFG    => CEMUX_SEL
        )     
        port map
        (
            CE  => ntCEPOLMUX, CEIN => ntCEIN,
            Y   => ntCEMUX
        );


    device RSPOLMUX RSPOLMUX
        parameter map
        (
            CFG    => RS_POS
        )     
        port map
        (
            RS  => ntRS, RS_B => ntRS,
            Y   => ntRSPOLMUX
        );

    device CEPOLMUX CEPOLMUX
        parameter map
        (
            CFG    => CE_POS
        )     
        port map
        (
            CE  => ntCE, CE_B => ntCE,
            Y   => ntCEPOLMUX
        );

    device CLKPOLMUX CLKPOLMUX
        parameter map
        (
            CFG    => CLK_POS
        )        
        port map
        (
            CLK => ntCLK, CLK_B => ntCLK,
            Y   => ntCLKPOLMUX
        );
}; // end of structure netlist of devD_S
