[
  {
    "text": "Data Sheet\nAD9361\nRF Agile Transceiver\nFEATURES GENERAL DESCRIPTION\n\u25ba RF 2 \u00d7 2 transceiver with integrated 12-bit DACs and ADCs The AD9361 is a high performance, highly integrated radio frequen-\n\u25ba TX band: 47 MHz to 6.0 GHz cy (RF) Agile Transceiver\u2122 designed for use in 3G and 4G base\nstation applications. Its programmability and wideband capability\n\u25ba RX band: 70 MHz to 6.0 GHz\nmake it ideal for a broad range of transceiver applications. The de-\n\u25ba Supports TDD and FDD operation\nvice combines a RF front end with a flexible mixed-signal baseband\n\u25ba Tunable channel bandwidth: <200 kHz to 56 MHz section and integrated frequency synthesizers, simplifying design-in\n\u25ba Dual receivers: 6 differential inputs by providing a configurable digital interface to a processor. The\n\u25ba Superior receiver sensitivity with a noise figure of 2 dB at 800 AD9361 receiver LO operates from 70 MHz to 6.0 GHz and the\nMHz LO transmitter LO operates from 47 MHz to 6.0 GHz range, covering\n\u25ba RX gain control most licensed and unlicensed bands. Channel bandwidths from\nless than 200 kHz to 56 MHz are supported.\n\u25ba Real-time monitor and control signals for manual gain\n\u25ba Independent automatic gain control The two independent direct conversion receivers have state-of-the-\n\u25ba Dual transmitters: 4 differential outputs art noise figure and linearity. Each receive (RX) subsystem includes\nindependent automatic gain control (AGC), dc offset correction,\n\u25ba Highly linear broadband transmitter\nquadrature correction, and digital filtering, thereby eliminating the\n\u25ba TX EVM: \u2264\u221240 dB\nneed for these functions in the digital baseband. The AD9361 also\n\u25ba TX noise: \u2264\u2212157 dBm/Hz noise floor\nhas flexible manual gain modes that can be externally controlled.\n\u25ba TX monitor: \u226566 dB dynamic range with 1 dB accuracy Two high dynamic range analog-to-digital converters (ADCs) per\n\u25ba Integrated fractional-N synthesizers channel digitize the received I and Q signals and pass them\n\u25ba 2.4 Hz maximum local oscillator (LO) step size through configurable decimation filters and 128-tap finite impulse\nresponse (FIR) filters to produce a 12-bit output signal at the\n\u25ba Multichip synchronization\nappropriate sample rate.\n\u25ba CMOS/LVDS digital interface\nThe transmitters use a direct conversion architecture that achieves\nAPPLICATIONS\nhigh modulation accuracy with ultralow noise. This transmitter de-\nsign produces a best in class TX error vector magnitude (EVM) of\n\u25ba Point to point communication systems\n<\u221240 dB, allowing significant system margin for the external power\n\u25ba Femtocell/picocell/microcell base stations\namplifier (PA) selection. The on-board transmit (TX) power monitor\n\u25ba General-purpose radio systems can be used as a power detector, enabling highly accurate TX\npower measurements.\nThe fully integrated phase-locked loops (PLLs) provide low power\nfractional-N frequency synthesis for all receive and transmit chan-\nnels. Channel isolation, demanded by frequency division duplex\n(FDD) systems, is integrated into the design. All VCO and loop filter\ncomponents are integrated.\nThe core of the AD9361 can be powered directly from a 1.3 V\nregulator. The IC is controlled via a standard 4-wire serial port\nand four real-time input/output control pins. Comprehensive power-\ndown modes are included to minimize power consumption during\nnormal use. The AD9361 is packaged in a 10 mm \u00d7 10 mm,\n144-ball chip scale package ball grid array (CSP_BGA).\nRev. G\nInformation furnished by Analog Devices is believed to be accurate and reliable \"as is\". However, no responsibility is assumed by Analog\nDOCUMENT FEEDBACK\nDevices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to\nchange without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and\nTECHNICAL SUPPORT registered trademarks are the property of their respective owners.",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 1
  },
  {
    "text": "Data Sheet AD9361\nTABLE OF CONTENTS\nFeatures................................................................1 Theory of Operation.............................................35\nApplications...........................................................1 General.............................................................35\nGeneral Description...............................................1 Receiver...........................................................35\nFunctional Block Diagram......................................3 Transmitter.......................................................35\nSpecifications........................................................4 Clock Input Options..........................................35\nCurrent Consumption\u2014VDD_Interface............10 Synthesizers.....................................................36\nCurrent Consumption\u2014VDDD1P3_DIG and Digital Data Interface........................................36\nVDDAx (Combination of All 1.3 V Supplies)...12 Enable State Machine......................................36\nAbsolute Maximum Ratings.................................17 SPI Interface.....................................................37\nReflow Profile...................................................17 Control Pins......................................................37\nThermal Resistance.........................................17 GPO Pins (GPO_3 to GPO_0).........................37\nESD Caution.....................................................17 Auxiliary Converters.........................................37\nPin Configuration and Function Descriptions......18 Powering the AD9361......................................37\nTypical Performance Characteristics...................22 Packaging and Ordering Information...................39\n800 MHz Frequency Band................................22 Outline Dimensions..........................................39\n2.4 GHz Frequency Band.................................27 Ordering Guide.................................................39\n5.5 GHz Frequency Band.................................31 Evaluation Boards............................................39\nREVISION HISTORY\n3/2024\u2014Rev. F to Rev. G\nChanged Slave to Subordinate (Throughout)..................................................................................................1\nChanges to Features Section..........................................................................................................................1\nMoved Figure 1................................................................................................................................................3\nChanges to Input Parameter, Table 1..............................................................................................................4\nChange to Clock Input Options Section.........................................................................................................35\nAdded Evaluation Boards..............................................................................................................................39\nanalog.com Rev. G | 2 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 2
  },
  {
    "text": "Data Sheet AD9361\nFUNCTIONAL BLOCK DIAGRAM\nFigure 1.\nanalog.com Rev. G | 3 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 3
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nElectrical characteristics at VDD_GPO = 3.3 V, VDD_INTERFACE = 1.8 V, and all other VDDx pins = 1.3 V, T = 25\u00b0C, unless otherwise noted.\nA\nTable 1.\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nRECEIVERS, GENERAL\nCenter Frequency 70 6000 MHz\nGain\nMinimum 0 dB\nMaximum 74.5 dB At 800 MHz\n73.0 dB At 2300 MHz (RX1A,\nRX2A)\n72.0 dB At 2300 MHz (RX1B,\nRX1C, RX2B, RX2C)\n65.5 dB At 5500 MHz (RX1A,\nRX2A)\nGain Step 1 dB\nReceived Signal Strength Indicator RSSI\nRange 100 dB\nAccuracy \u00b12 dB\nRECEIVERS, 800 MHz\nNoise Figure NF 2 dB Maximum RX gain\nThird-Order Input Intermodulation IIP3 \u221218 dBm Maximum RX gain\nIntercept Point\nSecond-Order Input Intermodulation IIP2 40 dBm Maximum RX gain\nIntercept Point\nLocal Oscillator (LO) Leakage \u2212122 dBm At RX front-end input\nQuadrature\nGain Error 0.2 %\nPhase Error 0.2 Degrees\nModulation Accuracy (EVM) \u221242 dB 19.2 MHz reference clock\nInput S \u221210 dB\n11\nRX1 to RX2 Isolation\nRX1A to RX2A, RX1C to RX2C 70 dB\nRX1B to RX2B 55 dB\nRX2 to RX1 Isolation\nRX2A to RX1A, RX2C to RX1C 70 dB\nRX2B to RX1B 55 dB\nRECEIVERS, 2.4 GHz\nNoise Figure NF 3 dB Maximum RX gain\nThird-Order Input Intermodulation IIP3 \u221214 dBm Maximum RX gain\nIntercept Point\nSecond-Order Input Intermodulation IIP2 45 dBm Maximum RX gain\nIntercept Point\nLO Leakage \u2212110 dBm At receiver front-end input\nQuadrature\nGain Error 0.2 %\nPhase Error 0.2 Degrees\nModulation Accuracy (EVM) \u221242 dB 40 MHz reference clock\nInput S \u221210 dB\n11\nRX1 to RX2 Isolation\nRX1A to RX2A, RX1C to RX2C 65 dB\nanalog.com Rev. G | 4 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 4
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 1. (Continued)\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nRX1B to RX2B 50 dB\nRX2 to RX1 Isolation\nRX2A to RX1A, RX2C to RX1C 65 dB\nRX2B to RX1B 50 dB\nRECEIVERS, 5.5 GHz\nNoise Figure NF 3.8 dB Maximum RX gain\nThird-Order Input Intermodulation IIP3 \u221217 dBm Maximum RX gain\nIntercept Point\nSecond-Order Input Intermodulation IIP2 42 dBm Maximum RX gain\nIntercept Point\nLO Leakage \u221295 dBm At RX front-end input\nQuadrature\nGain Error 0.2 %\nPhase Error 0.2 Degrees\nModulation Accuracy (EVM) \u221237 dB 40 MHz reference clock\n(doubled internally for RF\nsynthesizer)\nInput S \u221210 dB\n11\nRX1A to RX2A Isolation 52 dB\nRX2A to RX1A Isolation 52 dB\nTRANSMITTERS\u2014GENERAL\nCenter Frequency 46.875 6000 MHz\nPower Control Range 90 dB\nPower Control Resolution 0.25 dB\nTRANSMITTERS, 800 MHz\nOutput S \u221210 dB\n22\nMaximum Output Power 8 dBm 1 MHz tone into 50 \u2126\nload\nModulation Accuracy (EVM) \u221240 dB 19.2 MHz reference clock\nThird-Order Output Intermodulation OIP3 23 dBm\nIntercept Point\nCarrier Leakage \u221250 dBc 0 dB attenuation\n\u221232 dBc 40 dB attenuation\nNoise Floor \u2212157 dBm/Hz 90 MHz offset\nIsolation\nTX1 to TX2 50 dB\nTX2 to TX1 50 dB\nTRANSMITTERS, 2.4 GHz\nOutput S \u221210 dB\n22\nMaximum Output Power 7.5 dBm 1 MHz tone into 50 \u2126\nload\nModulation Accuracy (EVM) \u221240 dB 40 MHz reference clock\nThird\u2011Order Output Intermodulation OIP3 19 dBm\nIntercept Point\nCarrier Leakage \u221250 dBc 0 dB attenuation\n\u221232 dBc 40 dB attenuation\nNoise Floor \u2212156 dBm/Hz 90 MHz offset\nIsolation\nTX1 to TX2 50 dB\nanalog.com Rev. G | 5 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 5
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 1. (Continued)\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nTX2 to TX1 50 dB\nTRANSMITTERS, 5.5 GHz\nOutput S \u221210 dB\n22\nMaximum Output Power 6.5 dBm 7 MHz tone into 50 \u2126\nload\nModulation Accuracy (EVM) \u221236 dB 40 MHz reference clock\n(doubled internally for RF\nsynthesizer)\nThird-Order Output Intermodulation OIP3 17 dBm\nIntercept Point\nCarrier Leakage \u221250 dBc 0 dB attenuation\n\u221230 dBc 40 dB attenuation\nNoise Floor \u2212151.5 dBm/Hz 90 MHz offset\nIsolation\nTX1 to TX2 50 dB\nTX2 to TX1 50 dB\nTX MONITOR INPUTS (TX_MON1,\nTX_MON2)\nMaximum Input Level 4 dBm\nDynamic Range 66 dB\nAccuracy 1 dB\nLO SYNTHESIZER\nLO Frequency Step 2.4 Hz 2.4 GHz, 40 MHz\nreference clock\nIntegrated Phase Noise\n800 MHz 0.13 \u00b0 rms 100 Hz to 100 MHz,\n30.72 MHz reference\nclock (doubled internally\nfor RF synthesizer)\n2.4 GHz 0.37 \u00b0 rms 100 Hz to 100 MHz, 40\nMHz reference clock\n5.5 GHz 0.59 \u00b0 rms 100 Hz to 100 MHz,\n40 MHz reference clock\n(doubled internally for RF\nsynthesizer)\nREFERENCE CLOCK (REF_CLK) REF_CLK is either the\ninput to the XTALP/\nXTALN pins or a line\ndirectly to the XTALN pin\nInput\nFrequency Range\nCrystal 19 50 MHz\nExternal Oscillator 20 80 MHz\nSignal Level 0.8 1.3 V p-p AC-coupled external\noscillator. Larger swings\nclose to max level give\nbest performance.\nAUXILIARY CONVERTERS\nADC\nResolution 12 Bits\nanalog.com Rev. G | 6 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 6
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 1. (Continued)\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nInput Voltage\nMinimum 0.05 V\nMaximum VDDA1P3_BB \u2212 0.05 V\nDAC\nResolution 10 Bits\nOutput Voltage\nMinimum 0.5 V\nMaximum VDD_GPO \u2212 0.3 V\nOutput Current 10 mA\nDIGITAL SPECIFICATIONS (CMOS)\nLogic Inputs\nInput Voltage\nHigh VDD_INTERFACE \u00d7 0.8 VDD_INTERFACE V\nLow 0 VDD_INTERFACE \u00d7 0.2 V\nInput Current\nHigh \u221210 +10 \u03bcA\nLow \u221210 +10 \u03bcA\nLogic Outputs\nOutput Voltage\nHigh VDD_INTERFACE \u00d7 0.8 V\nLow VDD_INTERFACE \u00d7 0.2 V\nDIGITAL SPECIFICATIONS (LVDS)\nLogic Inputs\nInput Voltage Range 825 1575 mV Each differential input in\nthe pair\nInput Differential Voltage \u2212100 +100 mV\nThreshold\nReceiver Differential Input 100 \u03a9\nImpedance\nLogic Outputs\nOutput Voltage\nHigh 1375 mV\nLow 1025 mV\nOutput Differential Voltage 150 mV Programmable in 75 mV\nsteps\nOutput Offset Voltage 1200 mV\nGENERAL-PURPOSE OUTPUTS\nOutput Voltage\nHigh VDD_GPO \u00d7 0.8 V\nLow VDD_GPO \u00d7 0.2 V\nOutput Current 10 mA\nSPI TIMING VDD_INTERFACE = 1.8\nV\nSPI_CLK\nPeriod t 20 ns\nCP\nPulse Width t 9 ns\nMP\nSPI_ENB Setup to First SPI_CLK t 1 ns\nSC\nRising Edge\nanalog.com Rev. G | 7 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 7
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 1. (Continued)\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nLast SPI_CLK Falling Edge to t 0 ns\nHC\nSPI_ENB Hold\nSPI_DI\nData Input Setup to SPI_CLK t 2 ns\nS\nData Input Hold to SPI_CLK t 1 ns\nH\nSPI_CLK Rising Edge to Output Data\nDelay\n4-Wire Mode t 3 8 ns\nCO\n3-Wire Mode t 3 8 ns\nCO\nBus Turnaround Time, Read t t t ns After BBP drives the last\nHZM H CO (max)\naddress bit\nBus Turnaround Time, Read t 0 t ns After AD9361 drives the\nHZS CO (max)\nlast data bit\nDIGITAL DATA TIMING (CMOS),\nVDD_INTERFACE = 1.8 V\nDATA_CLK Clock Period t 16.276 ns 61.44 MHz\nCP\nDATA_CLK and FB_CLK Pulse Width t 45% of t 55% of t ns\nMP CP CP\nTX Data TX_FRAME, P0_D, and\nP1_D\nSetup to FB_CLK t 1 ns\nSTX\nHold to FB_CLK t 0 ns\nHTX\nDATA_CLK to Data Bus Output Delay t 0 1.5 ns\nDDRX\nDATA_CLK to RX_FRAME Delay t 0 1.0 ns\nDDDV\nPulse Width\nENABLE t t ns\nENPW CP\nTXNRX t t ns FDD independent ENSM\nTXNRXPW CP\nmode\nTXNRX Setup to ENABLE t 0 ns TDD ENSM mode\nTXNRXSU\nBus Turnaround Time\nBefore RX t 2 \u00d7 t ns TDD mode\nRPRE CP\nAfter RX t 2 \u00d7 t ns TDD mode\nRPST CP\nCapacitive Load 3 pF\nCapacitive Input 3 pF\nDIGITAL DATA TIMING (CMOS),\nVDD_INTERFACE = 2.5 V\nDATA_CLK Clock Period t 16.276 ns 61.44 MHz\nCP\nDATA_CLK and FB_CLK Pulse Width t 45% of t 55% of t ns\nMP CP CP\nTX Data TX_FRAME, P0_D, and\nP1_D\nSetup to FB_CLK t 1 ns\nSTX\nHold to FB_CLK t 0 ns\nHTX\nDATA_CLK to Data Bus Output Delay t 0 1.2 ns\nDDRX\nDATA_CLK to RX_FRAME Delay t 0 1.0 ns\nDDDV\nPulse Width\nENABLE t t ns\nENPW CP\nTXNRX t t ns FDD independent ENSM\nTXNRXPW CP\nmode\nTXNRX Setup to ENABLE t 0 ns TDD ENSM mode\nTXNRXSU\nanalog.com Rev. G | 8 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 8
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 1. (Continued)\nTest Conditions/\nParameter1 Symbol Min Typ Max Unit Comments\nBus Turnaround Time\nBefore RX t 2 \u00d7 t ns TDD mode\nRPRE CP\nAfter RX t 2 \u00d7 t ns TDD mode\nRPST CP\nCapacitive Load 3 pF\nCapacitive Input 3 pF\nDIGITAL DATA TIMING (LVDS)\nDATA_CLK Clock Period t 4.069 ns 245.76 MHz\nCP\nDATA_CLK and FB_CLK Pulse Width t 45% of t 55% of t ns\nMP CP CP\nTX Data TX_FRAME and TX_D\nSetup to FB_CLK t 1 ns\nSTX\nHold to FB_CLK t 0 ns\nHTX\nDATA_CLK to Data Bus Output Delay t 0.25 1.25 ns\nDDRX\nDATA_CLK to RX_FRAME Delay t 0.25 1.25 ns\nDDDV\nPulse Width\nENABLE t t ns\nENPW CP\nTXNRX t t ns FDD independent ENSM\nTXNRXPW CP\nmode\nTXNRX Setup to ENABLE t 0 ns TDD ENSM mode\nTXNRXSU\nBus Turnaround Time\nBefore RX t 2 \u00d7 t ns\nRPRE CP\nAfter RX t 2 \u00d7 t ns\nRPST CP\nCapacitive Load 3 pF\nCapacitive Input 3 pF\nSUPPLY CHARACTERISTICS\n1.3 V Main Supply Voltage 1.267 1.3 1.33 V\nVDD_INTERFACE Supply Nominal\nSettings\nCMOS 1.14 2.625 V\nLVDS 1.71 2.625 V\nVDD_INTERFACE Tolerance \u22125 +5 % Tolerance is applicable to\nany voltage setting\nVDD_GPO Supply Nominal Setting 1.3 3.3 V When unused, must be\nset to 1.3 V\nVDD_GPO Tolerance \u22125 +5 % Tolerance is applicable to\nany voltage setting\nCurrent Consumption\nVDDx, Sleep Mode 180 \u03bcA Sum of all input currents\nVDD_GPO 50 \u03bcA No load\n1 When referencing a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin names\nof multifunction pins, refer to the Pin Configuration and Function Descriptions section.\nanalog.com Rev. G | 9 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 9
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nCURRENT CONSUMPTION\u2014VDD_INTERFACE\nTable 2. VDD_INTERFACE = 1.2 V\nParameter Min Typ Max Unit Test Conditions/Comments\nSLEEP MODE 45 \u00b5A Power applied, device disabled\n1RX, 1TX, DDR\nLTE10\nSingle Port 2.9 mA 30.72 MHz data clock, CMOS\nDual Port 2.7 mA 15.36 MHz data clock, CMOS\nLTE20\nDual Port 5.2 mA 30.72 MHz data clock, CMOS\n2RX, 2TX, DDR\nLTE3\nDual Port 1.3 mA 7.68 MHz data clock, CMOS\nLTE10\nSingle Port 4.6 mA 61.44 MHz data clock, CMOS\nDual Port 5.0 mA 30.72 MHz data clock, CMOS\nLTE20\nDual Port 8.2 mA 61.44 MHz data clock, CMOS\nGSM\nDual Port 0.2 mA 1.08 MHz data clock, CMOS\nWiMAX 8.75\nDual Port 3.3 mA 20 MHz data clock, CMOS\nWiMAX 10\nSingle Port\nTDD RX 0.5 mA 22.4 MHz data clock, CMOS\nTDD TX 3.6 mA 22.4 MHz data clock, CMOS\nFDD 3.8 mA 44.8 MHz data clock, CMOS\nWiMAX 20\nDual Port\nFDD 6.7 mA 44.8 MHz data clock, CMOS\nTable 3. VDD_INTERFACE = 1.8 V\nParameter Min Typ Max Unit Test Conditions/Comments\nSLEEP MODE 84 \u03bcA Power applied, device disabled\n1RX, 1TX, DDR\nLTE10\nSingle Port 4.5 mA 30.72 MHz data clock, CMOS\nDual Port 4.1 mA 15.36 MHz data clock, CMOS\nLTE20\nDual Port 8.0 mA 30.72 MHz data clock, CMOS\n2RX, 2TX, DDR\nLTE3\nDual Port 2.0 mA 7.68 MHz data clock, CMOS\nLTE10\nSingle Port 8.0 mA 61.44 MHz data clock, CMOS\nDual Port 7.5 mA 30.72 MHz data clock, CMOS\nLTE20\nDual Port 14.0 mA 61.44 MHz data clock, CMOS\nanalog.com Rev. G | 10 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 10
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 3. VDD_INTERFACE = 1.8 V (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\nGSM\nDual Port 0.3 mA 1.08 MHz data clock, CMOS\nWiMAX 8.75\nDual Port 5.0 mA 20 MHz data clock, CMOS\nWiMAX 10\nSingle Port\nTDD RX 0.7 mA 22.4 MHz data clock, CMOS\nTDD TX 5.6 mA 22.4 MHz data clock, CMOS\nFDD 6.0 mA 44.8 MHz data clock, CMOS\nWiMAX 20\nDual Port\nFDD 10.7 mA 44.8 MHz data clock, CMOS\nP-P56\n75 mV Differential Output 14.0 mA 240 MHz data clock, LVDS\n300 mV Differential Output 35.0 mA 240 MHz data clock, LVDS\n450 mV Differential Output 47.0 mA 240 MHz data clock, LVDS\nTable 4. VDD_INTERFACE = 2.5 V\nParameter Min Typ Max Unit Test Conditions/Comments\nSLEEP MODE 150 \u00b5A Power applied, device disabled\n1RX, 1TX, DDR\nLTE10\nSingle Port 6.5 mA 30.72 MHz data clock, CMOS\nDual Port 6.0 mA 15.36 MHz data clock, CMOS\nLTE20\nDual Port 11.5 mA 30.72 MHz data clock, CMOS\n2RX, 2TX, DDR\nLTE3\nDual Port 3.0 mA 7.68 MHz data clock, CMOS\nLTE10\nSingle Port 11.5 mA 61.44 MHz data clock, CMOS\nDual Port 10.0 mA 30.72 MHz data clock, CMOS\nLTE20\nDual Port 20.0 mA 61.44 MHz data clock, CMOS\nGSM\nDual Port 0.5 mA 1.08 MHz data clock, CMOS\nWiMAX 8.75\nDual Port 7.3 mA 20 MHz data clock, CMOS\nWiMAX 10\nSingle Port\nTDD RX 1.3 mA 22.4 MHz data clock, CMOS\nTDD TX 8.0 mA 22.4 MHz data clock, CMOS\nFDD 8.7 mA 44.8 MHz data clock, CMOS\nWiMAX 20\nDual Port\nFDD 15.3 mA 44.8 MHz data clock, CMOS\nP-P56\n75 mV Differential Output 26.0 mA 240 MHz data clock, LVDS\nanalog.com Rev. G | 11 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 11
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 4. VDD_INTERFACE = 2.5 V (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\n300 mV Differential Output 45.0 mA 240 MHz data clock, LVDS\n450 mV Differential Output 58.0 mA 240 MHz data clock, LVDS\nCURRENT CONSUMPTION\u2014VDDD1P3_DIG AND VDDAX (COMBINATION OF ALL 1.3 V SUPPLIES)\nTable 5. 800 MHz, TDD Mode\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX\n5 MHz Bandwidth 180 mA Continuous RX\n10 MHz Bandwidth 210 mA Continuous RX\n20 MHz Bandwidth 260 mA Continuous RX\n2RX\n5 MHz Bandwidth 265 mA Continuous RX\n10 MHz Bandwidth 315 mA Continuous RX\n20 MHz Bandwidth 405 mA Continuous RX\n1TX\n5 MHz Bandwidth\n7 dBm 340 mA Continuous TX\n\u221227 dBm 190 mA Continuous TX\n10 MHz Bandwidth\n7 dBm 360 mA Continuous TX\n\u221227 dBm 220 mA Continuous TX\n20 MHz Bandwidth\n7 dBm 400 mA Continuous TX\n\u221227 dBm 250 mA Continuous TX\n2TX\n5 MHz Bandwidth\n7 dBm 550 mA Continuous TX\n\u221227 dBm 260 mA Continuous TX\n10 MHz Bandwidth\n7 dBm 600 mA Continuous TX\n\u221227 dBm 310 mA Continuous TX\n20 MHz Bandwidth\n7 dBm 660 mA Continuous TX\n\u221227 dBm 370 mA Continuous TX\nTable 6. TDD Mode, 2.4 GHz\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX\n5 MHz Bandwidth 175 mA Continuous RX\n10 MHz Bandwidth 200 mA Continuous RX\n20 MHz Bandwidth 240 mA Continuous RX\n2RX\n5 MHz Bandwidth 260 mA Continuous RX\n10 MHz Bandwidth 305 mA Continuous RX\n20 MHz Bandwidth 390 mA Continuous RX\n1TX\n5 MHz Bandwidth\n7 dBm 350 mA Continuous TX\nanalog.com Rev. G | 12 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 12
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 6. TDD Mode, 2.4 GHz (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\n\u221227 dBm 160 mA Continuous TX\n10 MHz Bandwidth\n7 dBm 380 mA Continuous TX\n\u221227 dBm 220 mA Continuous TX\n20 MHz Bandwidth\n7 dBm 410 mA Continuous TX\n\u221227 dBm 260 mA Continuous TX\n2TX\n5 MHz Bandwidth\n7 dBm 580 mA Continuous TX\n\u221227 dBm 280 mA Continuous TX\n10 MHz Bandwidth\n7 dBm 635 mA Continuous TX\n\u221227 dBm 330 mA Continuous TX\n20 MHz Bandwidth\n7 dBm 690 mA Continuous TX\n\u221227 dBm 390 mA Continuous TX\nTable 7. TDD Mode, 5.5 GHz\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX\n5 MHz Bandwidth 175 mA Continuous RX\n40 MHz Bandwidth 275 mA Continuous RX\n2RX\n5 MHz Bandwidth 270 mA Continuous RX\n40 MHz Bandwidth 445 mA Continuous RX\n1TX\n5 MHz Bandwidth\n7 dBm 400 mA Continuous TX\n\u221227 dBm 240 mA Continuous TX\n40 MHz Bandwidth\n7 dBm 490 mA Continuous TX\n\u221227 dBm 385 mA Continuous TX\n2TX\n5 MHz Bandwidth\n7 dBm 650 mA Continuous TX\n\u221227 dBm 335 mA Continuous TX\n40 MHz Bandwidth\n7 dBm 820 mA Continuous TX\n\u221227 dBm 500 mA Continuous TX\nTable 8. FDD Mode, 800 MHz\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX, 1TX\n5 MHz Bandwidth\n7 dBm 490 mA\n\u221227 dBm 345 mA\nanalog.com Rev. G | 13 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 13
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 8. FDD Mode, 800 MHz (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\n10 MHz Bandwidth\n7 dBm 540 mA\n\u221227 dBm 395 mA\n20 MHz Bandwidth\n7 dBm 615 mA\n\u221227 dBm 470 mA\n2RX, 1TX\n5 MHz Bandwidth\n7 dBm 555 mA\n\u221227 dBm 410 mA\n10 MHz Bandwidth\n7 dBm 625 mA\n\u221227 dBm 480 mA\n20 MHz Bandwidth\n7 dBm 740 mA\n\u221227 dBm 600 mA\n1RX, 2TX\n5 MHz Bandwidth\n7 dBm 685 mA\n\u221227 dBm 395 mA\n10 MHz Bandwidth\n7 dBm 755 mA\n\u221227 dBm 465 mA\n20 MHz Bandwidth\n7 dBm 850 mA\n\u221227 dBm 570 mA\n2RX, 2TX\n5 MHz Bandwidth\n7 dBm 790 mA\n\u221227 dBm 495 mA\n10 MHz Bandwidth\n7 dBm 885 mA\n\u221227 dBm 590 mA\n20 MHz Bandwidth\n7 dBm 1020 mA\n\u221227 dBm 730 mA\nTable 9. FDD Mode, 2.4 GHz\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX, 1TX\n5 MHz Bandwidth\n7 dBm 500 mA\n\u221227 dBm 350 mA\n10 MHz Bandwidth\n7 dBm 540 mA\n\u221227 dBm 390 mA\n20 MHz Bandwidth\n7 dBm 620 mA\nanalog.com Rev. G | 14 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 14
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 9. FDD Mode, 2.4 GHz (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\n\u221227 dBm 475 mA\n2RX, 1TX\n5 MHz Bandwidth\n7 dBm 590 mA\n\u221227 dBm 435 mA\n10 MHz Bandwidth\n7 dBm 660\n\u221227 dBm 510 mA\n20 MHz Bandwidth\n7 dBm 770 mA\n\u221227 dBm 620 mA\n1RX, 2TX mA\n5 MHz Bandwidth\n7 dBm 730 mA\n\u221227 dBm 425 mA\n10 MHz Bandwidth\n7 dBm 800 mA\n\u221227dBm 500 mA\n20 MHz Bandwidth\n7 dBm 900 mA\n\u221227 dBm 600 mA\n2RX, 2TX mA\n5 MHz Bandwidth\n7 dBm 820\n\u221227 dBm 515 mA\n10 MHz Bandwidth\n7 dBm 900 mA\n\u221227 dBm 595 mA\n20 MHz Bandwidth\n7 dBm 1050 mA\n\u221227 dBm 740 mA\nTable 10. FDD Mode, 5.5 GHz\nParameter Min Typ Max Unit Test Conditions/Comments\n1RX, 1TX\n5 MHz Bandwidth\n7 dBm 550 mA\n\u221227 dBm 385 mA\n2RX, 1TX\n5 MHz Bandwidth\n7 dBm 645 mA\n\u221227 dBm 480 mA\n1RX, 2TX\n5 MHz Bandwidth\n7 dBm 805 mA\n\u221227 dBm 480 mA\n2RX, 2TX\n5 MHz Bandwidth\nanalog.com Rev. G | 15 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 15
  },
  {
    "text": "Data Sheet AD9361\nSPECIFICATIONS\nTable 10. FDD Mode, 5.5 GHz (Continued)\nParameter Min Typ Max Unit Test Conditions/Comments\n7 dBm 895 mA\n\u221227 dBm 575 mA\nanalog.com Rev. G | 16 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 16
  },
  {
    "text": "Data Sheet AD9361\nABSOLUTE MAXIMUM RATINGS\nTable 11. THERMAL RESISTANCE\nParameter Rating\n\u03b8 is specified for the worst-case conditions, that is, a device\nJA\nVDDx to VSSx \u22120.3 V to +1.4 V soldered in a circuit board for surface-mount packages.\nVDD_INTERFACE to VSSx \u22120.3 V to +3.0 V\nTable 12. Thermal Resistance\nVDD_GPO to VSSx \u22120.3 V to +3.9 V\nLogic Inputs and Outputs to VSSx \u22120.3 V to VDD_INTERFACE + 0.3 V Airflow\nVelocity\nInput Current to Any Pin Except \u00b110 mA\nPackage Type (m/sec) \u03b8 1, 2 \u03b8 1, 3 \u03b8 1, 4 \u03a8 1, 2 Unit\nSupplies JA JC JB JT\nRF Inputs (Peak Power) 2.5 dBm 144-Ball 0 32.3 9.6 20.2 0.27 \u00b0C/W\nTX Monitor Input Power (Peak Power) 9 dBm CSP_BGA 1.0 29.6 0.43 \u00b0C/W\nPackage Power Dissipation (T \u2212 T )/\u03b8 2.5 27.8 0.57 \u00b0C/W\nJMAX A JA\nMaximum Junction Temperature 110\u00b0C 1 Per JEDEC JESD51-7, plus JEDEC JESD51-5 2S2P test board.\n(T )\nJMAX 2 Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).\nOperating Temperature Range \u221240\u00b0C to +85\u00b0C\n3 Per MIL-STD 883, Method 1012.1.\nStorage Temperature Range \u221265\u00b0C to +150\u00b0C\n4 Per JEDEC JESD51-8 (still air).\nStresses at or above those listed under Absolute Maximum Ratings\nESD CAUTION\nmay cause permanent damage to the product. This is a stress\nrating only; functional operation of the product at these or any other ESD (electrostatic discharge) sensitive device. Charged devi-\nconditions above those indicated in the operational section of this ces and circuit boards can discharge without detection. Although\nspecification is not implied. Operation beyond the maximum operat- this product features patented or proprietary protection circuitry,\ning conditions for extended periods may affect product reliability. damage may occur on devices subjected to high energy ESD.\nTherefore, proper ESD precautions should be taken to avoid\nREFLOW PROFILE\nperformance degradation or loss of functionality.\nThe AD9361 reflow profile is in accordance with the JEDEC\nJESD20 criteria for Pb-free devices. The maximum reflow tempera-\nture is 260\u00b0C.\nanalog.com Rev. G | 17 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 17
  },
  {
    "text": "Data Sheet AD9361\nPIN CONFIGURATION AND FUNCTION DESCRIPTIONS\nFigure 2. Pin Configuration, Top View\nTable 13. Pin Function Descriptions\nPin No. Type1 Mnemonic Description\nA1, A2 I RX2A_N, RX2A_P Receive Channel 2 Differential Input A. Alternatively, each pin can be used as a single-ended input or\ncombined to make a differential pair. Tie unused pins to ground.\nA3, M3 NC NC No Connect. Do not connect to these pins.\nA4, A6, B1, B2, I VSSA Analog Ground. Tie these pins directly to the VSSD digital ground on the printed circuit board (one\nB12, C2, C7 to ground plane).\nC12, F3, H2, H3,\nH6, J2, K2, L2, L3,\nL7 to L12, M4, M6\nA5 I TX_MON2 Transmit Channel 2 Power Monitor Input. If this pin is unused, tie it to ground.\nA7, A8 O TX2A_N, TX2A_P Transmit Channel 2 Differential Output A. Tie unused pins to 1.3 V.\nA9, A10 O TX2B_N, TX2B_P Transmit Channel 2 Differential Output B. Tie unused pins to 1.3 V.\nA11 I VDDA1P1_TX_VCO Transmit VCO Supply Input. Connect to B11.\nA12 I TX_EXT_LO_IN External Transmit LO Input. If this pin is unused, tie it to ground.\nB3 O AUXDAC1 Auxiliary DAC 1 Output.\nB4 to B7 O GPO_3 to GPO_0 3.3 V Capable General-Purpose Outputs.\nB8 I VDD_GPO 2.5 V to 3.3 V Supply for the AUXDAC and General-Purpose Output Pins. When the VDD_GPO\nsupply is not used, this supply must be set to 1.3 V.\nB9 I VDDA1P3_TX_LO Transmit LO 1.3 V Supply Input.\nB10 I VDDA1P3_TX_VCO_LDO Transmit VCO LDO 1.3 V Supply Input. Connect to B9.\nB11 O TX_VCO_LDO_OUT Transmit VCO LDO Output. Connect to A11 and a 1 \u00b5F bypass capacitor in series with a 1 \u03a9 resistor\nto ground.\nC1, D1 I RX2C_P, RX2C_N Receive Channel 2 Differential Input C. Each pin can be used as a single-ended input or combined\nto make a differential pair. These inputs experience degraded performance above 3 GHz. Tie unused\npins to ground.\nC3 O AUXDAC2 Auxiliary DAC 2 Output.\nC4 I TEST/ENABLE Test Input. Ground this pin for normal operation.\nC5, C6, D6, D5 I CTRL_IN0 to CTRL_IN3 Control Inputs. Used for manual RX gain and TX attenuation control.\nD2 I VDDA1P3_RX_RF Receiver 1.3 V Supply Input. Connect to D3.\nD3 I VDDA1P3_RX_TX 1.3 V Supply Input.\nD4, E4 to E6, F4 to O CTRL_OUT0, CTRL_OUT1 to Control Outputs. These pins are multipurpose outputs that have programmable functionality.\nF6, G4 CTRL_OUT3, CTRL_OUT6 to\nCTRL_OUT4, CTRL_OUT7\nanalog.com Rev. G | 18 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 18
  },
  {
    "text": "Data Sheet AD9361\nPIN CONFIGURATION AND FUNCTION DESCRIPTIONS\nTable 13. Pin Function Descriptions (Continued)\nPin No. Type1 Mnemonic Description\nD7 I/O P0_D9/TX_D4_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D9, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D4_P)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nD8 I/O P0_D7/TX_D3_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D7, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D3_P)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nD9 I/O P0_D5/TX_D2_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D5, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D2_P)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nD10 I/O P0_D3/TX_D1_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D3, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D1_P)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nD11 I/O P0_D1/TX_D0_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D1, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D0_P)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nD12, F7, F9, F11, I VSSD Digital Ground. Tie these pins directly to the VSSA analog ground on the printed circuit board (one\nG12, H7, H10, K12 ground plane).\nE1, F1 I RX2B_P, RX2B_N Receive Channel 2 Differential Input B. Each pin can be used as a single-ended input or combined\nto make a differential pair. These inputs experience degraded performance above 3 GHz. Tie unused\npins to ground.\nE2 I VDDA1P3_RX_LO Receive LO 1.3 V Supply Input.\nE3 I VDDA1P3_TX_LO_BUFFER 1.3 V Supply Input.\nE7 I/O P0_D11/TX_D5_P Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D11, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin\n(TX_D5_P) can function as part of the LVDS 6\u2011bit TX differential input bus with internal LVDS\ntermination.\nE8 I/O P0_D8/TX_D4_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D8, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D4_N)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nE9 I/O P0_D6/TX_D3_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D6, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D3_N)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nE10 I/O P0_D4/TX_D2_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D4, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D2_N)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nE11 I/O P0_D2/TX_D1_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D2, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D1_N)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nE12 I/O P0_D0/TX_D0_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D0, it functions\nas part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin (TX_D0_N)\ncan function as part of the LVDS 6-bit TX differential input bus with internal LVDS termination.\nF2 I VDDA1P3_RX_VCO_LDO Receive VCO LDO 1.3 V Supply Input. Connect to E2.\nF8 I/O P0_D10/TX_D5_N Digital Data Port P0/Transmit Differential Input Bus. This is a dual function pin. As P0_D10, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 0. Alternatively, this pin\n(TX_D5_N) can function as part of the LVDS 6\u2011bit TX differential input bus with internal LVDS\ntermination.\nF10, G10 I FB_CLK_P, FB_CLK_N Feedback Clock. These pins receive the FB_CLK signal that clocks in TX data. In CMOS mode, use\nFB_CLK_P as the input and tie FB_CLK_N to ground.\nF12 I VDDD1P3_DIG 1.3 V Digital Supply Input.\nG1 I RX_EXT_LO_IN External Receive LO Input. If this pin is unused, tie it to ground.\nG2 O RX_VCO_LDO_OUT Receive VCO LDO Output. Connect this pin directly to G3 and a 1 \u00b5F bypass capacitor in series with\na 1 \u03a9 resistor to ground.\nG3 I VDDA1P1_RX_VCO Receive VCO Supply Input. Connect this pin directly to G2 only.\nanalog.com Rev. G | 19 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 19
  },
  {
    "text": "Data Sheet AD9361\nPIN CONFIGURATION AND FUNCTION DESCRIPTIONS\nTable 13. Pin Function Descriptions (Continued)\nPin No. Type1 Mnemonic Description\nG5 I EN_AGC Manual Control Input for Automatic Gain Control (AGC).\nG6 I ENABLE Control Input. This pin moves the device through various operational states.\nG7, G8 O RX_FRAME_N, RX_FRAME_P Receive Digital Data Framing Output Signal. These pins transmit the RX_FRAME signal that\nindicates whether the RX output data is valid. In CMOS mode, use RX_FRAME_P as the output and\nleave RX_FRAME_N unconnected.\nG9, H9 I TX_FRAME_P, TX_FRAME_N Transmit Digital Data Framing Input Signal. These pins receive the TX_FRAME signal that indicates\nwhen TX data is valid. In CMOS mode, use TX_FRAME_P as the input and tie TX_FRAME_N to\nground.\nG11, H11 O DATA_CLK_P, DATA_CLK_N Receive Data Clock Output. These pins transmit the DATA_CLK signal that is used by the BBP\nto clock RX data. In CMOS mode, use DATA_CLK_P as the output and leave DATA_CLK_N\nunconnected.\nH1, J1 I RX1B_P, RX1B_N Receive Channel 1 Differential Input B. Alternatively, each pin can be used as a single-ended input.\nThese inputs experience degraded performance above 3 GHz. Tie unused pins to ground.\nH4 I TXNRX Enable State Machine Control Signal. This pin controls the data port bus direction. Logic low selects\nthe RX direction, and logic high selects the TX direction.\nH5 I SYNC_IN Input to Synchronize Digital Clocks Between Multiple AD9361 Devices. If this pin is unused, tied it to\nground.\nH8 I/O P1_D11/RX_D5_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D11, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D5_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nH12 I VDD_INTERFACE 1.2 V to 2.5 V Supply for Digital I/O Pins (1.8 V to 2.5 V in LVDS Mode).\nJ3 I VDDA1P3_RX_SYNTH 1.3 V Supply Input.\nJ4 I SPI_DI SPI Serial Data Input.\nJ5 I SPI_CLK SPI Clock Input.\nJ6 O CLK_OUT Output Clock. This pin can be configured to output either a buffered version of the external input\nclock, the DCXO, or a divided-down version of the internal ADC_CLK.\nJ7 I/O P1_D10/RX_D5_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D10, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D5_N) can function as part of the LVDS 6\u2011bit RX differential output bus with internal LVDS\ntermination.\nJ8 I/O P1_D9/RX_D4_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D9, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D4_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nJ9 I/O P1_D7/RX_D3_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D7, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D3_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nJ10 I/O P1_D5/RX_D2_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D5, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D2_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nJ11 I/O P1_D3/RX_D1_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D3, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D1_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nJ12 I/O P1_D1/RX_D0_P Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D1, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D0_P) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nK1, L1 I RX1C_P, RX1C_N Receive Channel 1 Differential Input C. Alternatively, each pin can be used as a single-ended input.\nThese inputs experience degraded performance above 3 GHz. Tie unused pins to ground.\nK3 I VDDA1P3_TX_SYNTH 1.3 V Supply Input.\nanalog.com Rev. G | 20 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 20
  },
  {
    "text": "Data Sheet AD9361\nPIN CONFIGURATION AND FUNCTION DESCRIPTIONS\nTable 13. Pin Function Descriptions (Continued)\nPin No. Type1 Mnemonic Description\nK4 I VDDA1P3_BB 1.3 V Supply Input.\nK5 I RESETB Asynchronous Reset. Logic low resets the device.\nK6 I SPI_ENB SPI Enable Input. Set this pin to logic low to enable the SPI bus.\nK7 I/O P1_D8/RX_D4_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D8, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D4_N) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nK8 I/O P1_D6/RX_D3_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D6, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D3_N) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nK9 I/O P1_D4/RX_D2_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D4, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D2_N) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nK10 I/O P1_D2/RX_D1_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D2, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D1_N) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nK11 I/O P1_D0/RX_D0_N Digital Data Port P1/Receive Differential Output Bus. This is a dual function pin. As P1_D0, it\nfunctions as part of the 12-bit bidirectional parallel CMOS level Data Port 1. Alternatively, this pin\n(RX_D0_N) can function as part of the LVDS 6-bit RX differential output bus with internal LVDS\ntermination.\nL4 I RBIAS Bias Input Reference. Connect this pin through a 14.3 k\u2126 (1% tolerance) resistor to ground.\nL5 I AUXADC Auxiliary ADC Input. If this pin is unused, tie it to ground.\nL6 O SPI_DO SPI Serial Data Output in 4-Wire Mode, or High-Z in 3-Wire Mode.\nM1, M2 I RX1A_P, RX1A_N Receive Channel 1 Differential Input A. Alternatively, each pin can be used as a single-ended input.\nTie unused pins to ground.\nM5 I TX_MON1 Transmit Channel 1 Power Monitor Input. When this pin is unused, tie it to ground.\nM7, M8 O TX1A_P, TX1A_N Transmit Channel 1 Differential Output A. Tie unused pins to 1.3 V.\nM9, M10 O TX1B_P, TX1B_N Transmit Channel 1 Differential Output B. Tie unused pins to 1.3 V.\nM11, M12 I XTALP, XTALN Reference Frequency Crystal Connections. When a crystal is used, connect it between these two\npins. When an external clock source is used, connect it to XTALN and leave XTALP unconnected.\n1 I is input, O is output, I/O is input/output, or NC is not connected.\nanalog.com Rev. G | 21 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 21
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\n800 MHZ FREQUENCY BAND\nFigure 3. RX Noise Figure vs. RF Frequency Figure 6. RX EVM vs. RX Input Power, 64 QAM LTE 10 MHz Mode, 19.2 MHz\nREF_CLK\nFigure 4. RSSI Error vs. RX Input Power, LTE 10 MHz Modulation (Referenced\nto \u221250 dBm Input Power at 800 MHz) Figure 7. RX EVM vs. RX Input Power, GSM Mode, 30.72 MHz REF_CLK\n(Doubled Internally for RF Synthesizer)\nFigure 5. RSSI Error vs. RX Input Power, Edge Modulation (Referenced to \u221250\ndBm Input Power at 800 MHz) Figure 8. RX EVM vs. Interferer Power Level, LTE 10 MHz Signal of Interest\nwith P = \u221282 dBm, 5 MHz OFDM Blocker at 7.5 MHz Offset\nIN\nanalog.com Rev. G | 22 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 22
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 9. RX EVM vs. Interferer Power Level, LTE 10 MHz Signal of Interest Figure 12. Third-Order Input Intercept Point (IIP3) vs. RX Gain Index, f1 = 1.45\nwith P = \u221290 dBm, 5 MHz OFDM Blocker at 17.5 MHz Offset MHz, f2 = 2.89 MHz, GSM Mode\nIN\nFigure 10. RX Noise Figure vs. Interferer Power Level, Edge Signal of Interest Figure 13. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 =\nwith P = \u221290 dBm, CW Blocker at 3 MHz Offset, Gain Index = 64 2.00 MHz, f2 = 2.01 MHz, GSM Mode\nIN\nFigure 11. RX Gain vs. RX LO Frequency, Gain Index = 76 (Maximum Setting) Figure 14. RX Local Oscillator (LO) Leakage vs. RX LO Frequency\nanalog.com Rev. G | 23 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 23
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 15. RX Emission at LNA Input, DC to 12 GHz, f = 800 MHz, LTE 10 Figure 18. TX Spectrum vs. Frequency Offset from Carrier Frequency, f\nLO_RX LO_TX\nMHz, f = 860 MHz = 800 MHz, LTE 10 MHz Downlink (Digital Attenuation Variations Shown)\nLO_TX\nFigure 16. TX Output Power vs. TX LO Frequency, Attenuation Setting = 0 dB, Figure 19. TX Spectrum vs. Frequency Offset from Carrier Frequency, f\nLO_TX\nSingle Tone Output = 800 MHz, GSM Downlink (Digital Attenuation Variations Shown), 3 MHz\nRange\nFigure 17. TX Power Control Linearity Error vs. Attenuation Setting\nFigure 20. TX Spectrum vs. Frequency Offset from Carrier Frequency, f\nLO_TX\n= 800 MHz, GSM Downlink (Digital Attenuation Variations Shown), 12 MHz\nRange\nanalog.com Rev. G | 24 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 24
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 21. TX EVM vs. TX Attenuation Setting, f = 800 MHz, LTE 10 MHz, Figure 24. Integrated TX LO Phase Noise vs. Frequency, 30.72 MHz REF_CLK\nLO_TX\n64 QAM Modulation, 19.2 MHz REF_CLK (Doubled Internally for RF Synthesizer)\nFigure 22. TX EVM vs. TX Attenuation Setting, f = 800 MHz, GSM Figure 25. TX Carrier Rejection vs. Frequency\nLO_TX\nModulation, 30.72 MHz REF_CLK (Doubled Internally for RF Synthesizer)\nFigure 26. TX Second-Order Harmonic Distortion (HD2) vs. Frequency\nFigure 23. Integrated TX LO Phase Noise vs. Frequency, 19.2 MHz REF_CLK\nanalog.com Rev. G | 25 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 25
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 27. TX Third-Order Harmonic Distortion (HD3) vs. Frequency Figure 30. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, GSM\nSignal of Interest with Noise Measured at 20 MHz Offset\nFigure 28. TX Third-Order Output Intercept Point (OIP3) vs. TX Attenuation\nSetting Figure 31. TX Single Sideband (SSB) Rejection vs. Frequency, 1.5375 MHz\nOffset\nFigure 29. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, LTE 10\nMHz Signal of Interest with Noise Measured at 90 MHz Offset\nanalog.com Rev. G | 26 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 26
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\n2.4 GHZ FREQUENCY BAND\nFigure 32. RX Noise Figure vs. RF Frequency Figure 35. RX EVM vs. Interferer Power Level, LTE 20 MHz Signal of Interest\nwith P = \u221275 dBm, LTE 20 MHz Blocker at 20 MHz Offset\nIN\nFigure 33. RSSI Error vs. RX Input Power, Referenced to \u221250 dBm Input\nPower at 2.4 GHz Figure 36. RX EVM vs. Interferer Power Level, LTE 20 MHz Signal of Interest\nwith P = \u221275 dBm, LTE 20 MHz Blocker at 40 MHz Offset\nIN\nFigure 34. RX EVM vs. Input Power, 64 QAM LTE 20 MHz Mode, 40 MHz\nREF_CLK Figure 37. RX Gain vs. RX LO Frequency, Gain Index = 76 (Maximum Setting)\nanalog.com Rev. G | 27 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 27
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 38. Third-Order Input Intercept Point (IIP3) vs. RX Gain Index,f1 = 30 Figure 41. RX Emission at LNA Input, DC to 12 GHz, f = 2.4 GHz, LTE 20\nLO_RX\nMHz, f2 = 61 MHz MHz, f = 2.46 GHz\nLO_TX\nFigure 39. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 = Figure 42. TX Output Power vs. TX LO Frequency, Attenuation Setting = 0 dB,\n60 MHz, f2 = 61 MHz Single Tone Output\nFigure 40. RX Local Oscillator (LO) Leakage vs. RX LO Frequency Figure 43. TX Power Control Linearity Error vs. Attenuation Setting\nanalog.com Rev. G | 28 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 28
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 44. TX Spectrum vs. Frequency Offset from Carrier Frequency, f Figure 47. TX Carrier Rejection vs. Frequency\nLO_TX\n= 2.3 GHz, LTE 20 MHz Downlink (Digital Attenuation Variations Shown)\nFigure 48. TX Second-Order Harmonic Distortion (HD2) vs. Frequency\nFigure 45. TX EVM vs. Transmitter Attenuation Setting, 40 MHz REF_CLK,\nLTE 20 MHz, 64 QAM Modulation\nFigure 49. TX Third-Order Harmonic Distortion (HD3) vs. Frequency\nFigure 46. Integrated TX LO Phase Noise vs. Frequency, 40 MHz REF_CLK\nanalog.com Rev. G | 29 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 29
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 50. TX Third-Order Output Intercept Point (OIP3) vs. TX Attenuation\nSetting\nFigure 51. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, LTE 20\nMHz Signal of Interest with Noise Measured at 90 MHz Offset\nFigure 52. TX Single Sideband (SSB) Rejection vs. Frequency, 3.075 MHz\nOffset\nanalog.com Rev. G | 30 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 30
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\n5.5 GHZ FREQUENCY BAND\nFigure 53. RX Noise Figure vs. RF Frequency Figure 56. RX EVM vs. Interferer Power Level, WiMAX 40 MHz Signal of\nInterest with P = \u221274 dBm, WiMAX 40 MHz Blocker at 40 MHz Offset\nIN\nFigure 54. RSSI Error vs. RX Input Power, Referenced to \u221250 dBm Input\nPower at 5.8 GHz Figure 57. RX EVM vs. Interferer Power Level, WiMAX 40 MHz Signal of\nInterest with P = \u221274 dBm, WiMAX 40 MHz Blocker at 80 MHz Offset\nIN\nFigure 55. RX EVM vs. RX Input Power, 64 QAM WiMAX 40 MHz Mode, 40 MHz\nREF_CLK (Doubled Internally for RF Synthesizer) Figure 58. RX Gain vs. Frequency, Gain Index = 76 (Maximum Setting)\nanalog.com Rev. G | 31 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 31
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 59. Third-Order Input Intercept Point (IIP3) vs. RX Gain Index,f1 = 50 Figure 62. RX Emission at LNA Input, DC to 26 GHz, f = 5.8 GHz, WiMAX\nLO_RX\nMHz, f2 = 101 MHz 40 MHz\nFigure 60. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 = Figure 63. TX Output Power vs. Frequency, Attenuation Setting = 0 dB, Single\n70 MHz, f2 = 71 MHz Tone\nFigure 61. RX Local Oscillator (LO) Leakage vs. Frequency Figure 64. TX Power Control Linearity Error vs. Attenuation Setting\nanalog.com Rev. G | 32 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 32
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 65. TX Spectrum vs. Frequency Offset from Carrier Frequency, f Figure 68. TX Carrier Rejection vs. Frequency\nLO_TX\n= 5.8 GHz, WiMAX 40 MHz Downlink (Digital Attenuation Variations Shown)\nFigure 69. TX Second-Order Harmonic Distortion (HD2) vs. Frequency\nFigure 66. TX EVM vs. TX Attenuation Setting, WiMAX 40 MHz, 64 QAM\nModulation, f = 5.495 GHz, 40 MHz REF_CLK (Doubled Internally for RF\nLO_TX\nSynthesizer)\nFigure 70. TX Third-Order Harmonic Distortion (HD3) vs. Frequency\nFigure 67. Integrated TX LO Phase Noise vs. Frequency, 40 MHz REF_CLK\n(Doubled Internally for RF Synthesizer)\nanalog.com Rev. G | 33 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 33
  },
  {
    "text": "Data Sheet AD9361\nTYPICAL PERFORMANCE CHARACTERISTICS\nFigure 71. TX Third-Order Output Intercept Point (OIP3) vs. TX Attenuation Figure 73. TX Single Sideband (SSB) Rejection vs. Frequency, 7 MHz Offset\nSetting, f = 5.8 GHz\nLO_TX\nFigure 72. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, WiMAX\n40 MHz Signal of Interest with Noise Measured at 90 MHz Offset, f =\nLO_TX\n5.745 GHz\nanalog.com Rev. G | 34 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 34
  },
  {
    "text": "Data Sheet AD9361\nTHEORY OF OPERATION\nGENERAL TRANSMITTER\nThe AD9361 is a highly integrated radio frequency (RF) transceiv- The transmitter section consists of two identical and independently\ner capable of being configured for a wide range of applications. controlled channels that provide all digital processing, mixed signal,\nThe device integrates all RF, mixed signal, and digital blocks and RF blocks necessary to implement a direct conversion system\nnecessary to provide all transceiver functions in a single device. while sharing a common frequency synthesizer. The digital data re-\nProgrammability allows this broadband transceiver to be adapted ceived from the BBP passes through a fully programmable 128-tap\nfor use with multiple communication standards, including frequency FIR filter with interpolation options. The FIR output is sent to a\ndivision duplex (FDD) and time division duplex (TDD) systems. series of interpolation filters that provide additional filtering and data\nThis programmability also allows the device to be interfaced to rate interpolation prior to reaching the DAC. Each 12-bit DAC has\nvarious baseband processors (BBPs) using a single 12-bit parallel an adjustable sampling rate. Both the I and Q channels are fed to\ndata port, dual 12-bit parallel data ports, or a 12\u2011bit low voltage the RF block for upconversion.\ndifferential signaling (LVDS) interface.\nWhen converted to baseband analog signals, the I and Q signals\nThe AD9361 also provides self-calibration and automatic gain con- are filtered to remove sampling artifacts and fed to the upconver-\ntrol (AGC) systems to maintain a high performance level under sion mixers. At this point, the I and Q signals are recombined and\nvarying temperatures and input signal conditions. In addition, the modulated on the carrier frequency for transmission to the output\ndevice includes several test modes that allow system designers to stage. The combined signal also passes through analog filters that\ninsert test tones and create internal loopback modes that can be provide additional band shaping, and then the signal is transmitted\nused by designers to debug their designs during prototyping and to the output amplifier. Each transmit channel provides a wide\noptimize their radio configuration for a specific application. attenuation adjustment range with fine granularity to help designers\noptimize signal-to-noise ratio (SNR).\nRECEIVER\nSelf-calibration circuitry is built into each transmit channel to pro-\nThe receiver section contains all blocks necessary to receive RF\nvide automatic real-time adjustment. The transmitter block also pro-\nsignals and convert them to digital data that is usable by a BBP.\nvides a TX monitor block for each channel. This block monitors the\nThere are two independently controlled channels that can receive\ntransmitter output and routes it back through an unused receiver\nsignals from different sources, allowing the device to be used in\nchannel to the BBP for signal monitoring. The TX monitor blocks\nmultiple input, multiple output (MIMO) systems while sharing a\nare available only in TDD mode operation while the receiver is idle.\ncommon frequency synthesizer.\nCLOCK INPUT OPTIONS\nEach channel has three inputs that can be multiplexed to the signal\nchain, making the AD9361 suitable for use in diversity systems with The AD9361 operates using a reference clock that can be provided\nmultiple antenna inputs. The receiver is a direct conversion system by two different sources. The first option is to use a dedicated\nthat contains a low noise amplifier (LNA), followed by matched crystal with a frequency between 19 MHz and 50 MHz connected\nin-phase (I) and quadrature (Q) amplifiers, mixers, and band shap- between the XTALP and XTALN pins. The second option is to\ning filters that down convert received signals to baseband for connect an external oscillator or clock distribution device (such\ndigitization. External LNAs can also be interfaced to the device, as the AD9548) to the XTALN pin (with the XTALP pin remaining\nallowing designers the flexibility to customize the receiver front end unconnected). If an external oscillator is used, the frequency can\nfor their specific application. vary between 20 MHz and 80 MHz. This reference clock is used to\nsupply the synthesizer blocks that generate all data clocks, sample\nGain control is achieved by following a preprogrammed gain index\nclocks, and local oscillators inside the device.\nmap that distributes gain among the blocks for optimal performance\nat each level. This can be achieved by enabling the internal AGC in Errors in the crystal frequency can be removed by using the digitally\neither fast or slow mode or by using manual gain control, allowing programmable digitally controlled crystal oscillator (DCXO) function\nthe BBP to make the gain adjustments as needed. Additionally, to adjust the on-chip variable capacitor. This capacitor can tune the\neach channel contains independent RSSI measurement capability, crystal frequency variance out of the system, resulting in a more\ndc offset tracking, and all circuitry necessary for self-calibration. accurate reference clock from which all other frequency signals are\ngenerated. This function can also be used with on-chip temperature\nThe receivers include 12-bit, \u03a3-\u0394 ADCs and adjustable sample\nsensing to provide oscillator frequency temperature compensation\nrates that produce data streams from the received signals. The digi-\nduring normal operation.\ntized signals can be conditioned further by a series of decimation\nfilters and a fully programmable 128-tap FIR filter with additional\ndecimation settings. The sample rate of each digital filter block is\nadjustable by changing decimation factors to produce the desired\noutput data rate.\nanalog.com Rev. G | 35 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 35
  },
  {
    "text": "Data Sheet AD9361\nTHEORY OF OPERATION\nSYNTHESIZERS (SDR mode) or both edge capture (DDR mode) for transmit signal\nbursts. The FB_CLK signal must have the same frequency and duty\nRF PLLs cycle as DATA_CLK.\nThe AD9361 contains two identical synthesizers to generate the\nRX_FRAME Signal\nrequired LO signals for the RF signal paths:\u2014one for the receiver\nand one for the transmitter. Phase-locked loop (PLL) synthesizers The device generates an RX_FRAME output signal whenever the\nare fractional-N designs incorporating completely integrated voltage receiver outputs valid data. This signal has two modes: level mode\ncontrolled oscillators (VCOs) and loop filters. In TDD operation, the (RX_FRAME stays high as long as the data is valid) and pulse\nsynthesizers turn on and off as appropriate for the RX and TX mode (RX_FRAME pulses with a 50% duty cycle). Similarly, the\nframes. In FDD mode, the TX PLL and the RX PLL can be activated BBP must provide a TX_FRAME signal that indicates the beginning\nsimultaneously. These PLLs require no external components. of a valid data transmission with a rising edge. Similar to the\nRX_FRAME, the TX_FRAME signal can remain high throughout the\nBB PLL burst or it can be pulsed with a 50% duty cycle.\nThe AD9361 also contains a baseband PLL synthesizer that is used ENABLE STATE MACHINE\nto generate all baseband related clock signals. These include the\nThe AD9361 transceiver includes an enable state machine (ENSM)\nADC and DAC sampling clocks, the DATA_CLK signal (see the\nthat allows real-time control over the current state of the device.\nDigital Data Interface section), and all data framing signals. This\nThe device can be placed in several different states during normal\nPLL is programmed from 700 MHz to 1400 MHz based on the data\noperation, including\nrate and sample rate requirements of the system.\n\u25ba Wait\u2014power save, synthesizers disabled\nDIGITAL DATA INTERFACE\n\u25ba Sleep\u2014wait with all clocks/BB PLL disabled\nThe AD9361 data interface uses parallel data ports (P0 and P1) to \u25ba TX\u2014TX signal chain enabled\ntransfer data between the device and the BBP. The data ports can\n\u25ba RX\u2014RX signal chain enabled\nbe configured in either single-ended CMOS format or differential\n\u25ba FDD\u2014TX and RX signal chains enabled\nLVDS format. Both formats can be configured in multiple arrange-\nments to match system requirements for data ordering and data \u25ba Alert\u2014synthesizers enabled\nport connections. These arrangements include single port data\nThe ENSM has two possible control methods: SPI control and pin\nbus, dual port data bus, single data rate, double data rate, and\ncontrol.\nvarious combinations of data ordering to transmit data from different\nchannels across the bus at appropriate times.\nSPI Control Mode\nBus transfers are controlled using simple hardware handshake\nIn SPI control mode, the ENSM is controlled asynchronously by\nsignaling. The two ports can be operated in either bidirectional\nwriting SPI registers to advance the current state to the next state.\n(TDD) mode or in full duplex (FDD) mode where half the bits are\nSPI control is considered asynchronous to the DATA_CLK because\nused for transmitting data and half are used for receiving data. The\nthe SPI_CLK can be derived from a different clock reference and\ninterface can also be configured to use only one of the data ports\ncan still function properly. The SPI control ENSM method is recom-\nfor applications that do not require high data rates and prefer to use\nmended when real-time control of the synthesizers is not necessary.\nfewer interface pins.\nSPI control can be used for real-time control as long as the BBIC\nhas the ability to perform timed SPI writes accurately.\nDATA_CLK Signal\nRX data supplies the DATA_CLK signal that the BBP can use Pin Control Mode\nwhen receiving the data. The DATA_CLK can be set to a rate that\nIn pin control mode, the enable function of the ENABLE pin and the\nprovides single data rate (SDR) timing where data is sampled on\nTXNRX pin allow real-time control of the current state. The ENSM\neach rising clock edge, or it can be set to provide double data\nallows TDD or FDD operation depending on the configuration of the\nrate (DDR) timing where data is captured on both rising and falling\ncorresponding SPI register. The ENABLE and TXNRX pin control\nedges. This timing applies to operation using either a single port or\nmethod is recommended if the BBIC has extra control outputs that\nboth ports.\ncan be controlled in real time, allowing a simple 2-wire interface to\ncontrol the state of the device. To advance the current state of the\nFB_CLK Signal\nENSM to the next state, the enable function of the ENABLE pin can\nbe driven by either a pulse (edge detected internally) or a level.\nFor transmit data, the interface uses the FB_CLK signal as the\ntiming reference. FB_CLK allows source synchronous timing with\nrising edge capture for burst control signals and either rising edge\nanalog.com Rev. G | 36 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 36
  },
  {
    "text": "Data Sheet AD9361\nTHEORY OF OPERATION\nWhen a pulse is used, it must have a minimum pulse width of GPO PINS (GPO_3 TO GPO_0)\none FB_CLK cycle. In level mode, the ENABLE and TXNRX pins\nThe AD9361 provides four, 3.3 V capable general-purpose logic\nare also edge detected by the AD9361 and must meet the same\noutput pins: GPO_3, GPO_2, GPO_1, and GPO_0. These pins\nminimum pulse width requirement of one FB_CLK cycle.\ncan be used to control other peripheral devices such as regulators\nIn FDD mode, the ENABLE and TXNRX pins can be remapped to and switches via the AD9361 SPI bus, or they can function as\nserve as real-time RX and TX data transfer control signals. In this subordinates for the internal AD9361 state machine.\nmode, the ENABLE pin enables or disables the receive signal path,\nAUXILIARY CONVERTERS\nand the TXNRX pin enables or disables the transmit signal path. In\nthis mode, the ENSM is removed from the system for control of all\ndata flow by these pins. AUXADC\nSPI INTERFACE The AD9361 contains an auxiliary ADC that can be used to mon-\nitor system functions such as temperature or power output. The\nThe AD9361 uses a serial peripheral interface (SPI) to communi- converter is 12 bits wide and has an input range of 0 V to 1.25\ncate with the BBP. This interface can be configured as a 4-wire V. When enabled, the ADC is free running. SPI reads provide the\ninterface with dedicated receive and transmit ports, or it can be last value latched at the ADC output. A multiplexer in front of the\nconfigured as a 3-wire interface with a bidirectional data commu- ADC allows the user to select between the AUXADC input pin and\nnication port. This bus allows the BBP to set all device control a built-in temperature sensor.\nparameters using a simple address data serial bus protocol.\nAUXDAC1 and AUXDAC2\nWrite commands follow a 24-bit format. The first six bits are used\nto set the bus direction and number of bytes to transfer. The next\nThe AD9361 contains two identical auxiliary DACs that can provide\n10 bits set the address where data is to be written. The final eight\npower amplifier (PA) bias or other system functionality. The auxiliary\nbits are the data to be transferred to the specified register address\nDACs are 10 bits wide, have an output voltage range of 0.5 V to\n(MSB to LSB). The AD9361 also supports an LSB-first format that\nVDD_GPO \u2212 0.3 V, a current drive of 10 mA, and can be directly\nallows the commands to be written in LSB to MSB format. In this\ncontrolled by the internal enable state machine.\nmode, the register addresses are incremented for multibyte writes.\nPOWERING THE AD9361\nRead commands follow a similar format with the exception that the\nfirst 16 bits are transferred on the SPI_DI pin and the final eight The AD9361 must be powered by the following three supplies: the\nbits are read from the AD9361, either on the SPI_DO pin in 4-wire analog supply (VDDD1P3_DIG/VDDAx = 1.3 V), the interface sup-\nmode or on the SPI_DI pin in 3-wire mode. ply (VDD_INTERFACE = 1.8 V), and the GPO supply (VDD_GPO =\n3.3 V).\nCONTROL PINS\nFor applications requiring optimal noise performance, it is recom-\nControl Outputs (CTRL_OUT[7:0]) mended that the 1.3 V analog supply be split and sourced from\nlow noise, low dropout (LDO) regulators. Figure 74 shows the\nThe AD9361 provides eight simultaneous real-time output signals recommended method.\nfor use as interrupts to the BBP. These outputs can be configured\nto output a number of internal settings and measurements that\nthe BBP can use when monitoring transceiver performance in\ndifferent situations. The control output pointer register selects what\ninformation is output to these pins, and the control output enable\nregister determines which signals are activated for monitoring by\nthe BBP. Signals used for manual gain mode, calibration flags, state\nmachine states, and the ADC output are among the outputs that\ncan be monitored on these pins. Figure 74. Low Noise Power Solution for the AD9361\nFor applications where board space is at a premium, and optimal\nControl Inputs (CTRL_IN[3:0])\nnoise performance is not an absolute requirement, the 1.3 V analog\nThe AD9361 provides four edge detected control input pins. In rail can be provided directly from a switcher, and a more integrated\nmanual gain mode, the BBP can use these pins to change the gain power management unit (PMU) approach can be adopted. Figure\ntable index in real time. In transmit mode, the BBP can use two of 75 shows this approach.\nthe pins to change the transmit gain in real time.\nanalog.com Rev. G | 37 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 37
  },
  {
    "text": "Data Sheet AD9361\nTHEORY OF OPERATION\nFigure 75. Space-Optimized Power Solution for the AD9361\nanalog.com Rev. G | 38 of 39",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 38
  },
  {
    "text": "Data Sheet AD9361\nPACKAGING AND ORDERING INFORMATION\nOUTLINE DIMENSIONS\nC O M P L I A N T T O J E D E C S T A N D A R D S M O - 2 7 5 - E E A B - 1 .\n\u00a92013-2024 Analog Devices, Inc. All rights reserved. Trademarks and Rev. G | 39 of 39\nregistered trademarks are the property of their respective owners.\nOne Analog Way, Wilmington, MA 01887-2356, U.S.A.\nA - 1 1 0 2 - 8 1 - 1 1\n1 0 . 1 0\n1 0 . 0 0 S Q A 1 B A L L\nA 1 B A L L 9 . 9 0 C O R N E R\nC O R N E R 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1\nA\nB\nC\nD\n8 . 8 0 S Q E\nF\nG\n0 . 8 0 H\nJ\nK\nL\nM\nT O P V I E W 0 . 6 0 B O T T O M V I E W\nR E F\nD E T A I L A\n1 . 7 0 M A X\nD E T A I L A 1 . 0 0 M I N\n0 . 3 2 M I N\nS E A T I N G 0 . 5 0 C O P L A N A R I T Y\nP L A N E 0 . 4 5 0 . 1 2\n0 . 4 0\nB A L L D I A M E T E R\nFigure 76. 144-Ball Chip Scale Package Ball Grid Array [CSP_BGA]\n(BC-144-7)\nDimensions shown in millimeters\nUpdated: March 01, 2024\nORDERING GUIDE\nPackage\nModel1 Temperature Range Package Description Packing Quantity Option\nAD9361BBCZ -40\u00b0C to +85\u00b0C 144-Ball CSPBGA (10mm x 10mm x 1.7mm) BC-144-7\nAD9361BBCZ-REEL -40\u00b0C to +85\u00b0C 144-Ball CSPBGA (10mm x 10mm x 1.7mm) Reel, 1500 BC-144-7\n1 Z = RoHS Compliant Part.\nEVALUATION BOARDS\nModel1 Description\nADRV9361-Z7035 Evaluation Board\nAD-FMCOMMS2-EBZ Evaluation Board\nAD-FMCOMMS3-EBZ Evaluation Board\nAD-FMCOMMS5-EBZ Evaluation Board\n1 Z = RoHS Compliant Part.",
    "source": "ad9361_datasheet_analogdevices.pdf",
    "page": 39
  }
]