Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 13 21:42:41 2022
| Host         : LAPTOP-Q4VDTN43 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bubble_sort_control_sets_placed.rpt
| Design       : bubble_sort
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------+------------------+----------------+--------------+
|     Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------+------------------+------------------+----------------+--------------+
|  fsm/clr_reg_i_2_n_0 |               |                  |                1 |              1 |         1.00 |
|  fsm/ds_reg_i_1_n_0  |               |                  |                1 |              1 |         1.00 |
|  fsm/t_reg_i_1_n_0   |               |                  |                1 |              1 |         1.00 |
|  sseg/CLK_DIV/out[0] |               |                  |                1 |              2 |         2.00 |
|  fsm/up_reg_i_2_n_0  |               |                  |                1 |              4 |         4.00 |
|  sclk_BUFG           | fsm/E[0]      | fsm/SR[0]        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       |               |                  |                5 |             16 |         3.20 |
|  sclk_BUFG           | fsm/we        |                  |                2 |             16 |         8.00 |
|  sclk_BUFG           |               |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG       |               | CLOCK/tmp_clk    |                8 |             31 |         3.88 |
+----------------------+---------------+------------------+------------------+----------------+--------------+


