;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit CMAC : 
  module CMAC : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : {valid : UInt<1>, bits : SInt<4>[8]}, flip b : {valid : UInt<1>, bits : SInt<4>[8]}, y : {valid : UInt<1>, bits : SInt<32>}}
    
    wire m : SInt<8>[8] @[Gemm.scala 62:18]
    m[0] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[1] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[2] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[3] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[4] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[5] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[6] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    m[7] <= asSInt(UInt<8>("h00")) @[Gemm.scala 62:18]
    node _T_134 = mul(io.a.bits[0], io.b.bits[0]) @[Gemm.scala 64:26]
    m[0] <= _T_134 @[Gemm.scala 64:10]
    node _T_135 = mul(io.a.bits[1], io.b.bits[1]) @[Gemm.scala 64:26]
    m[1] <= _T_135 @[Gemm.scala 64:10]
    node _T_136 = mul(io.a.bits[2], io.b.bits[2]) @[Gemm.scala 64:26]
    m[2] <= _T_136 @[Gemm.scala 64:10]
    node _T_137 = mul(io.a.bits[3], io.b.bits[3]) @[Gemm.scala 64:26]
    m[3] <= _T_137 @[Gemm.scala 64:10]
    node _T_138 = mul(io.a.bits[4], io.b.bits[4]) @[Gemm.scala 64:26]
    m[4] <= _T_138 @[Gemm.scala 64:10]
    node _T_139 = mul(io.a.bits[5], io.b.bits[5]) @[Gemm.scala 64:26]
    m[5] <= _T_139 @[Gemm.scala 64:10]
    node _T_140 = mul(io.a.bits[6], io.b.bits[6]) @[Gemm.scala 64:26]
    m[6] <= _T_140 @[Gemm.scala 64:10]
    node _T_141 = mul(io.a.bits[7], io.b.bits[7]) @[Gemm.scala 64:26]
    m[7] <= _T_141 @[Gemm.scala 64:10]
    node _T_142 = add(m[0], m[1]) @[Gemm.scala 66:23]
    node _T_143 = add(_T_142, m[2]) @[Gemm.scala 66:23]
    node _T_144 = add(_T_143, m[3]) @[Gemm.scala 66:23]
    node _T_145 = add(_T_144, m[4]) @[Gemm.scala 66:23]
    node _T_146 = add(_T_145, m[5]) @[Gemm.scala 66:23]
    node _T_147 = add(_T_146, m[6]) @[Gemm.scala 66:23]
    node sum = add(_T_147, m[7]) @[Gemm.scala 66:23]
    node _T_149 = and(io.a.valid, io.b.valid) @[Gemm.scala 67:58]
    reg _T_151 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_151 <= UInt<1>("h01") @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_153 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_153 <= _T_151 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_155 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_155 <= _T_153 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_157 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_157 <= _T_155 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_159 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_159 <= _T_157 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_161 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_161 <= _T_159 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_163 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_163 <= _T_161 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_165 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_149 : @[Reg.scala 12:19]
      _T_165 <= _T_163 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.y.valid <= _T_165 @[Gemm.scala 67:14]
    node _T_166 = and(io.a.valid, io.b.valid) @[Gemm.scala 68:54]
    reg _T_168 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_168 <= sum @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_170 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_170 <= _T_168 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_172 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_172 <= _T_170 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_174 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_174 <= _T_172 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_176 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_176 <= _T_174 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_178 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_178 <= _T_176 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_180 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_180 <= _T_178 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_182 : SInt<15>, clock @[Reg.scala 11:16]
    when _T_166 : @[Reg.scala 12:19]
      _T_182 <= _T_180 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.y.bits <= _T_182 @[Gemm.scala 68:13]
    node _T_183 = bits(reset, 0, 0) @[Gemm.scala 69:9]
    node _T_185 = eq(_T_183, UInt<1>("h00")) @[Gemm.scala 69:9]
    when _T_185 : @[Gemm.scala 69:9]
      printf(clock, UInt<1>(1), "a.valid: %d    b.valid: %d\n", io.a.valid, io.b.valid) @[Gemm.scala 69:9]
      skip @[Gemm.scala 69:9]
    node _T_186 = bits(reset, 0, 0) @[Gemm.scala 70:9]
    node _T_188 = eq(_T_186, UInt<1>("h00")) @[Gemm.scala 70:9]
    when _T_188 : @[Gemm.scala 70:9]
      printf(clock, UInt<1>(1), "delayed valid: %d \n", io.y.valid) @[Gemm.scala 70:9]
      skip @[Gemm.scala 70:9]
    node _T_189 = bits(reset, 0, 0) @[Gemm.scala 71:9]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[Gemm.scala 71:9]
    when _T_191 : @[Gemm.scala 71:9]
      printf(clock, UInt<1>(1), "data: %d \n", sum) @[Gemm.scala 71:9]
      skip @[Gemm.scala 71:9]
    
