Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\C_20\c_20.PcbDoc
Date     : 9/11/2019
Time     : 2:11:49 PM

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3V3 Between Via (2925mil,3350mil) from Top Layer to Bottom Layer And Track (4330mil,4090mil)(4395mil,4155mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H1-1(5710mil,3880mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H2-1(6120mil,2095mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H3-1(1490mil,2095mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H4-1(1490mil,4575mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H5-1(6120mil,4540mil) on Multi-Layer Actual Hole Size = 118.1mil
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Arc (1872.364mil,2239mil) on Top Overlay And Pad BTN1-1(1976mil,2239mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1872.364mil,2239mil) on Top Overlay And Pad BTN1-2(1776mil,2239mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Arc (1876mil,2239mil) on Top Overlay And Pad BTN1-1(1976mil,2239mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Arc (1876mil,2239mil) on Top Overlay And Pad BTN1-2(1776mil,2239mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1980.651mil,4132.797mil) on Top Overlay And Pad D10-1(1981mil,4083mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.711mil < 10mil) Between Arc (1980.651mil,4132.797mil) on Top Overlay And Pad D10-2(1981mil,4183mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.711mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.814mil < 10mil) Between Arc (2227mil,4141.583mil) on Top Overlay And Pad C2-1(2227mil,4095mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.634mil < 10mil) Between Arc (2227mil,4141.583mil) on Top Overlay And Pad C2-2(2227mil,4195mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.814mil < 10mil) Between Arc (2236mil,4434.417mil) on Top Overlay And Pad C1-1(2236mil,4481mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.634mil < 10mil) Between Arc (2236mil,4434.417mil) on Top Overlay And Pad C1-2(2236mil,4381mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Arc (2707.364mil,2238mil) on Top Overlay And Pad BTN2-1(2811mil,2238mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2707.364mil,2238mil) on Top Overlay And Pad BTN2-2(2611mil,2238mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Arc (2711mil,2238mil) on Top Overlay And Pad BTN2-1(2811mil,2238mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Arc (2711mil,2238mil) on Top Overlay And Pad BTN2-2(2611mil,2238mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.158mil < 10mil) Between Arc (3060mil,2498.254mil) on Top Overlay And Pad D9-1(3000mil,2425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.958mil < 10mil) Between Arc (3060mil,2498.254mil) on Top Overlay And Pad D9-2(3100mil,2475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.409mil < 10mil) Between Arc (3060mil,2498.254mil) on Top Overlay And Pad D9-3(3100mil,2575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mil < 10mil) Between Arc (3060mil,2498.254mil) on Top Overlay And Pad D9-4(3000mil,2525mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5014.797mil,3185.349mil) on Top Overlay And Pad D3-1(4965mil,3185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.533mil < 10mil) Between Arc (5014.797mil,3185.349mil) on Top Overlay And Pad D3-2(5065mil,3185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5204.797mil,2875.349mil) on Top Overlay And Pad D2-1(5155mil,2875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.533mil < 10mil) Between Arc (5204.797mil,2875.349mil) on Top Overlay And Pad D2-2(5255mil,2875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5249.797mil,3490.349mil) on Top Overlay And Pad D4-1(5200mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.533mil < 10mil) Between Arc (5249.797mil,3490.349mil) on Top Overlay And Pad D4-2(5300mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5509.797mil,3305.349mil) on Top Overlay And Pad D5-1(5460mil,3305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.533mil < 10mil) Between Arc (5509.797mil,3305.349mil) on Top Overlay And Pad D5-2(5560mil,3305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5514.651mil,2639.797mil) on Top Overlay And Pad D1-1(5515mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.711mil < 10mil) Between Arc (5514.651mil,2639.797mil) on Top Overlay And Pad D1-2(5515mil,2690mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.711mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5745.203mil,3494.651mil) on Top Overlay And Pad D6-1(5795mil,3495mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.804mil < 10mil) Between Arc (5745.203mil,3494.651mil) on Top Overlay And Pad D6-2(5695mil,3495mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5840.203mil,2879.651mil) on Top Overlay And Pad D8-1(5890mil,2880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.804mil < 10mil) Between Arc (5840.203mil,2879.651mil) on Top Overlay And Pad D8-2(5790mil,2880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.371mil < 10mil) Between Arc (5982.575mil,4094.031mil) on Top Overlay And Pad U3-1(5995mil,4195mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.131mil < 10mil) Between Arc (5982.575mil,4094.031mil) on Top Overlay And Pad U3-3(5995mil,3995mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6010.203mil,3189.651mil) on Top Overlay And Pad D7-1(6060mil,3190mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.804mil < 10mil) Between Arc (6010.203mil,3189.651mil) on Top Overlay And Pad D7-2(5960mil,3190mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BZ1-1(2284.733mil,3325mil) on Multi-Layer And Text "R16" (2262mil,3299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(2236mil,4481mil) on Multi-Layer And Text "C3" (2361mil,4502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(2236mil,4481mil) on Multi-Layer And Track (2286mil,4481mil)(2306mil,4481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C1-1(2236mil,4481mil) on Multi-Layer And Track (2296mil,4471mil)(2296mil,4491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2236mil,4381mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.756mil < 10mil) Between Pad C1-2(2236mil,4381mil) on Multi-Layer And Text "C4" (2363mil,4308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(2227mil,4095mil) on Multi-Layer And Track (2157mil,4095mil)(2177mil,4095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C2-1(2227mil,4095mil) on Multi-Layer And Track (2167mil,4085mil)(2167mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.583mil < 10mil) Between Pad C2-2(2227mil,4195mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Text "C4" (2363mil,4308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Track (2302mil,4316mil)(2302mil,4469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Track (2302mil,4316mil)(2369mil,4316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Track (2311mil,4376mil)(2311mil,4410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Track (2361mil,4376mil)(2361mil,4410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(2336mil,4348mil) on Bottom Layer And Track (2369mil,4316mil)(2369mil,4469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(2336mil,4438mil) on Bottom Layer And Track (2302mil,4316mil)(2302mil,4469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(2336mil,4438mil) on Bottom Layer And Track (2302mil,4469mil)(2369mil,4469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-2(2336mil,4438mil) on Bottom Layer And Track (2311mil,4376mil)(2311mil,4410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C3-2(2336mil,4438mil) on Bottom Layer And Track (2361mil,4376mil)(2361mil,4410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(2336mil,4438mil) on Bottom Layer And Track (2369mil,4316mil)(2369mil,4469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(2336mil,4243mil) on Bottom Layer And Track (2303mil,4122mil)(2303mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C4-1(2336mil,4243mil) on Bottom Layer And Track (2303mil,4275mil)(2370mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(2336mil,4243mil) on Bottom Layer And Track (2311mil,4181mil)(2311mil,4215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C4-1(2336mil,4243mil) on Bottom Layer And Track (2361mil,4181mil)(2361mil,4215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(2336mil,4243mil) on Bottom Layer And Track (2370mil,4122mil)(2370mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(2336mil,4153mil) on Bottom Layer And Track (2303mil,4122mil)(2303mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(2336mil,4153mil) on Bottom Layer And Track (2303mil,4122mil)(2370mil,4122mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(2336mil,4153mil) on Bottom Layer And Track (2311mil,4181mil)(2311mil,4215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(2336mil,4153mil) on Bottom Layer And Track (2361mil,4181mil)(2361mil,4215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(2336mil,4153mil) on Bottom Layer And Track (2370mil,4122mil)(2370mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C5-1(5960mil,4300mil) on Bottom Layer And Track (5928mil,4267mil)(5928mil,4334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(5960mil,4300mil) on Bottom Layer And Track (5928mil,4267mil)(6081mil,4267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(5960mil,4300mil) on Bottom Layer And Track (5928mil,4334mil)(6081mil,4334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-1(5960mil,4300mil) on Bottom Layer And Track (5988mil,4275mil)(6022mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-1(5960mil,4300mil) on Bottom Layer And Track (5988mil,4325mil)(6022mil,4325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(6050mil,4300mil) on Bottom Layer And Track (5928mil,4267mil)(6081mil,4267mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(6050mil,4300mil) on Bottom Layer And Track (5928mil,4334mil)(6081mil,4334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-2(6050mil,4300mil) on Bottom Layer And Track (5988mil,4275mil)(6022mil,4275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C5-2(6050mil,4300mil) on Bottom Layer And Track (5988mil,4325mil)(6022mil,4325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-2(6050mil,4300mil) on Bottom Layer And Track (6081mil,4267mil)(6081mil,4334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C6-1(1741mil,2329mil) on Bottom Layer And Track (1709mil,2296mil)(1709mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(1741mil,2329mil) on Bottom Layer And Track (1709mil,2296mil)(1862mil,2296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(1741mil,2329mil) on Bottom Layer And Track (1709mil,2363mil)(1862mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(1741mil,2329mil) on Bottom Layer And Track (1769mil,2304mil)(1803mil,2304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(1741mil,2329mil) on Bottom Layer And Track (1769mil,2354mil)(1803mil,2354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(1831mil,2329mil) on Bottom Layer And Track (1709mil,2296mil)(1862mil,2296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(1831mil,2329mil) on Bottom Layer And Track (1709mil,2363mil)(1862mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(1831mil,2329mil) on Bottom Layer And Track (1769mil,2304mil)(1803mil,2304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C6-2(1831mil,2329mil) on Bottom Layer And Track (1769mil,2354mil)(1803mil,2354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(1831mil,2329mil) on Bottom Layer And Track (1862mil,2296mil)(1862mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-1(2576mil,2333mil) on Bottom Layer And Track (2544mil,2300mil)(2544mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(2576mil,2333mil) on Bottom Layer And Track (2544mil,2300mil)(2697mil,2300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(2576mil,2333mil) on Bottom Layer And Track (2544mil,2367mil)(2697mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(2576mil,2333mil) on Bottom Layer And Track (2604mil,2308mil)(2638mil,2308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(2576mil,2333mil) on Bottom Layer And Track (2604mil,2358mil)(2638mil,2358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(2666mil,2333mil) on Bottom Layer And Track (2544mil,2300mil)(2697mil,2300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(2666mil,2333mil) on Bottom Layer And Track (2544mil,2367mil)(2697mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-2(2666mil,2333mil) on Bottom Layer And Track (2604mil,2308mil)(2638mil,2308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C7-2(2666mil,2333mil) on Bottom Layer And Track (2604mil,2358mil)(2638mil,2358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C7-2(2666mil,2333mil) on Bottom Layer And Track (2697mil,2300mil)(2697mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.308mil < 10mil) Between Pad D10-1(1981mil,4083mil) on Multi-Layer And Track (1952mil,4117mil)(1981mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.23mil < 10mil) Between Pad D10-1(1981mil,4083mil) on Multi-Layer And Track (1981mil,4146mil)(2010mil,4117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D10-2(1981mil,4183mil) on Multi-Layer And Track (1920mil,4162mil)(1937mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(1981mil,4183mil) on Multi-Layer And Track (1941.163mil,4200.919mil)(2020.349mil,4200.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad D10-2(1981mil,4183mil) on Multi-Layer And Track (1949mil,4146mil)(2015mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad D10-2(1981mil,4183mil) on Multi-Layer And Track (1952mil,4117mil)(1981mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad D10-2(1981mil,4183mil) on Multi-Layer And Track (1981mil,4146mil)(2010mil,4117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.308mil < 10mil) Between Pad D1-1(5515mil,2590mil) on Multi-Layer And Track (5486mil,2624mil)(5515mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.23mil < 10mil) Between Pad D1-1(5515mil,2590mil) on Multi-Layer And Track (5515mil,2653mil)(5544mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D1-2(5515mil,2690mil) on Multi-Layer And Track (5454mil,2669mil)(5471mil,2652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(5515mil,2690mil) on Multi-Layer And Track (5475.163mil,2707.919mil)(5554.349mil,2707.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad D1-2(5515mil,2690mil) on Multi-Layer And Track (5483mil,2653mil)(5549mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad D1-2(5515mil,2690mil) on Multi-Layer And Track (5486mil,2624mil)(5515mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.985mil < 10mil) Between Pad D1-2(5515mil,2690mil) on Multi-Layer And Track (5515mil,2653mil)(5544mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.717mil < 10mil) Between Pad D2-1(5155mil,2875mil) on Multi-Layer And Track (5189mil,2846mil)(5218mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(5155mil,2875mil) on Multi-Layer And Track (5189mil,2904mil)(5218mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D2-2(5255mil,2875mil) on Multi-Layer And Track (5189mil,2846mil)(5218mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D2-2(5255mil,2875mil) on Multi-Layer And Track (5189mil,2904mil)(5218mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D2-2(5255mil,2875mil) on Multi-Layer And Track (5217mil,2919mil)(5234mil,2936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D2-2(5255mil,2875mil) on Multi-Layer And Track (5218mil,2841mil)(5218mil,2907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.671mil < 10mil) Between Pad D2-2(5255mil,2875mil) on Multi-Layer And Track (5272.919mil,2835.651mil)(5272.919mil,2914.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.717mil < 10mil) Between Pad D3-1(4965mil,3185mil) on Multi-Layer And Track (4999mil,3156mil)(5028mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(4965mil,3185mil) on Multi-Layer And Track (4999mil,3214mil)(5028mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D3-2(5065mil,3185mil) on Multi-Layer And Track (4999mil,3156mil)(5028mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D3-2(5065mil,3185mil) on Multi-Layer And Track (4999mil,3214mil)(5028mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D3-2(5065mil,3185mil) on Multi-Layer And Track (5027mil,3229mil)(5044mil,3246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D3-2(5065mil,3185mil) on Multi-Layer And Track (5028mil,3151mil)(5028mil,3217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.671mil < 10mil) Between Pad D3-2(5065mil,3185mil) on Multi-Layer And Track (5082.919mil,3145.651mil)(5082.919mil,3224.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.315mil < 10mil) Between Pad D4-1(5200mil,3490mil) on Multi-Layer And Text "R7" (5314mil,3416mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.717mil < 10mil) Between Pad D4-1(5200mil,3490mil) on Multi-Layer And Track (5234mil,3461mil)(5263mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(5200mil,3490mil) on Multi-Layer And Track (5234mil,3519mil)(5263mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Text "R7" (5314mil,3416mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Track (5234mil,3461mil)(5263mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Track (5234mil,3519mil)(5263mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Track (5262mil,3534mil)(5279mil,3551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Track (5263mil,3456mil)(5263mil,3522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.671mil < 10mil) Between Pad D4-2(5300mil,3490mil) on Multi-Layer And Track (5317.919mil,3450.651mil)(5317.919mil,3529.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(5460mil,3305mil) on Multi-Layer And Text "R8" (5568mil,3232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.717mil < 10mil) Between Pad D5-1(5460mil,3305mil) on Multi-Layer And Track (5494mil,3276mil)(5523mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(5460mil,3305mil) on Multi-Layer And Track (5494mil,3334mil)(5523mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Text "R8" (5568mil,3232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Track (5494mil,3276mil)(5523mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Track (5494mil,3334mil)(5523mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Track (5522mil,3349mil)(5539mil,3366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Track (5523mil,3271mil)(5523mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.671mil < 10mil) Between Pad D5-2(5560mil,3305mil) on Multi-Layer And Track (5577.919mil,3265.651mil)(5577.919mil,3344.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(5795mil,3495mil) on Multi-Layer And Text "R9" (5814mil,3416mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.803mil < 10mil) Between Pad D6-1(5795mil,3495mil) on Multi-Layer And Track (5732mil,3495mil)(5761mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(5795mil,3495mil) on Multi-Layer And Track (5732mil,3495mil)(5761mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Text "R9" (5814mil,3416mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.176mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Track (5677.081mil,3455.163mil)(5677.081mil,3534.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Track (5716mil,3434mil)(5733mil,3451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Track (5732mil,3463mil)(5732mil,3529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Track (5732mil,3495mil)(5761mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D6-2(5695mil,3495mil) on Multi-Layer And Track (5732mil,3495mil)(5761mil,3524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.803mil < 10mil) Between Pad D7-1(6060mil,3190mil) on Multi-Layer And Track (5997mil,3190mil)(6026mil,3161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(6060mil,3190mil) on Multi-Layer And Track (5997mil,3190mil)(6026mil,3219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.176mil < 10mil) Between Pad D7-2(5960mil,3190mil) on Multi-Layer And Track (5942.081mil,3150.163mil)(5942.081mil,3229.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D7-2(5960mil,3190mil) on Multi-Layer And Track (5981mil,3129mil)(5998mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D7-2(5960mil,3190mil) on Multi-Layer And Track (5997mil,3158mil)(5997mil,3224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D7-2(5960mil,3190mil) on Multi-Layer And Track (5997mil,3190mil)(6026mil,3161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D7-2(5960mil,3190mil) on Multi-Layer And Track (5997mil,3190mil)(6026mil,3219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.803mil < 10mil) Between Pad D8-1(5890mil,2880mil) on Multi-Layer And Track (5827mil,2880mil)(5856mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5890mil,2880mil) on Multi-Layer And Track (5827mil,2880mil)(5856mil,2909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.176mil < 10mil) Between Pad D8-2(5790mil,2880mil) on Multi-Layer And Track (5772.081mil,2840.163mil)(5772.081mil,2919.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad D8-2(5790mil,2880mil) on Multi-Layer And Track (5811mil,2819mil)(5828mil,2836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad D8-2(5790mil,2880mil) on Multi-Layer And Track (5827mil,2848mil)(5827mil,2914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D8-2(5790mil,2880mil) on Multi-Layer And Track (5827mil,2880mil)(5856mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D8-2(5790mil,2880mil) on Multi-Layer And Track (5827mil,2880mil)(5856mil,2909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.204mil < 10mil) Between Pad D9-1(3000mil,2425mil) on Multi-Layer And Track (3010mil,2426.667mil)(3110mil,2426.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-0(2730mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-1(2830mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-2(2930mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.226mil < 10mil) Between Pad HC05-3(3030mil,4243mil) on Multi-Layer And Text "GND" (3055mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-3(3030mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-4(3130mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HC05-5(3230mil,4243mil) on Multi-Layer And Track (2663mil,4228mil)(3298mil,4228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad J1-1(3470mil,2455mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.126mil < 10mil) Between Pad J1-1(3470mil,2455mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3516.063mil,2412.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad J1-1(3470mil,2455mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-10(3470mil,3355mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-10(3470mil,3355mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-11(3470mil,3455mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-11(3470mil,3455mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-12(3470mil,3555mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-12(3470mil,3555mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-13(3470mil,3655mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-13(3470mil,3655mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-14(3470mil,3755mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-14(3470mil,3755mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-15(3470mil,3855mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-15(3470mil,3855mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-16(3470mil,3955mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-16(3470mil,3955mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-17(3470mil,4055mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-17(3470mil,4055mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-18(3470mil,4155mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-18(3470mil,4155mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-19(3470mil,4255mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-19(3470mil,4255mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-2(3470mil,2555mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-2(3470mil,2555mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-20(3470mil,4355mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad J1-20(3470mil,4355mil) on Multi-Layer And Track (3423.937mil,4397.126mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-20(3470mil,4355mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-3(3470mil,2655mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-3(3470mil,2655mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-4(3470mil,2755mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-4(3470mil,2755mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-5(3470mil,2855mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-5(3470mil,2855mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-6(3470mil,2955mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-6(3470mil,2955mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-7(3470mil,3055mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-7(3470mil,3055mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-8(3470mil,3155mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-8(3470mil,3155mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J1-9(3470mil,3255mil) on Multi-Layer And Track (3423.937mil,2412.874mil)(3423.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J1-9(3470mil,3255mil) on Multi-Layer And Track (3516.063mil,2412.874mil)(3516.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad J2-1(4775mil,2455mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.126mil < 10mil) Between Pad J2-1(4775mil,2455mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4821.063mil,2412.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad J2-1(4775mil,2455mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-10(4775mil,3355mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-10(4775mil,3355mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-11(4775mil,3455mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-11(4775mil,3455mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-12(4775mil,3555mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-12(4775mil,3555mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-13(4775mil,3655mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-13(4775mil,3655mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-14(4775mil,3755mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-14(4775mil,3755mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-15(4775mil,3855mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-15(4775mil,3855mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-16(4775mil,3955mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-16(4775mil,3955mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-17(4775mil,4055mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-17(4775mil,4055mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-18(4775mil,4155mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-18(4775mil,4155mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-19(4775mil,4255mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-19(4775mil,4255mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-2(4775mil,2555mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-2(4775mil,2555mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-20(4775mil,4355mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad J2-20(4775mil,4355mil) on Multi-Layer And Track (4728.937mil,4397.126mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-20(4775mil,4355mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-3(4775mil,2655mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-3(4775mil,2655mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-4(4775mil,2755mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-4(4775mil,2755mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-5(4775mil,2855mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-5(4775mil,2855mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-6(4775mil,2955mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-6(4775mil,2955mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-7(4775mil,3055mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-7(4775mil,3055mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-8(4775mil,3155mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-8(4775mil,3155mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.114mil < 10mil) Between Pad J2-9(4775mil,3255mil) on Multi-Layer And Track (4728.937mil,2412.874mil)(4728.937mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Pad J2-9(4775mil,3255mil) on Multi-Layer And Track (4821.063mil,2412.874mil)(4821.063mil,4397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mil < 10mil) Between Pad P1-1(2615mil,2495mil) on Multi-Layer And Text "C7" (2689mil,2399mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2615mil,2495mil) on Multi-Layer And Track (2565mil,2460mil)(2585mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2615mil,2495mil) on Multi-Layer And Track (2565mil,2530mil)(2584mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2615mil,2495mil) on Multi-Layer And Track (2645mil,2440mil)(2660mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2615mil,2495mil) on Multi-Layer And Track (2646mil,2549mil)(2660mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad P1-2(2716mil,2495mil) on Multi-Layer And Text "R14" (2865mil,2400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.196mil < 10mil) Between Pad P1-3(2814mil,2495mil) on Multi-Layer And Text "R14" (2865mil,2400mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5667mil,2585.794mil)(5682mil,2570.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5667mil,2654.794mil)(5680mil,2667.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5680mil,2667.794mil)(5747mil,2667.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5682mil,2570.794mil)(5749mil,2570.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5746mil,2570.794mil)(5749mil,2570.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.864mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5747mil,2667.794mil)(5758mil,2656.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5749mil,2570.794mil)(5758mil,2579.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5758mil,2579.794mil)(5782mil,2579.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad P2-1(5716mil,2619.794mil) on Multi-Layer And Track (5758mil,2656.794mil)(5782mil,2656.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad P2-2(5817mil,2619.794mil) on Multi-Layer And Track (5792mil,2569.794mil)(5846mil,2569.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.457mil < 10mil) Between Pad P2-2(5817mil,2619.794mil) on Multi-Layer And Track (5793mil,2667.794mil)(5847mil,2667.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (1980mil,4406mil)(2004mil,4406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (1980mil,4483mil)(2004mil,4483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.864mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2004mil,4406mil)(2015mil,4395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2004mil,4483mil)(2013mil,4492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2013mil,4492mil)(2016mil,4492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2013mil,4492mil)(2080mil,4492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2015mil,4395mil)(2082mil,4395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2080mil,4492mil)(2095mil,4477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Pad P4-1(2046mil,4443mil) on Multi-Layer And Track (2082mil,4395mil)(2095mil,4408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.518mil < 10mil) Between Pad P4-2(1945mil,4443mil) on Multi-Layer And Track (1915mil,4395mil)(1969mil,4395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad P4-2(1945mil,4443mil) on Multi-Layer And Track (1916mil,4493mil)(1970mil,4493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P5-1(2214mil,2494mil) on Multi-Layer And Track (2164mil,2459mil)(2184mil,2439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P5-1(2214mil,2494mil) on Multi-Layer And Track (2164mil,2529mil)(2183mil,2548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P5-1(2214mil,2494mil) on Multi-Layer And Track (2244mil,2439mil)(2259mil,2454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P5-1(2214mil,2494mil) on Multi-Layer And Track (2245mil,2548mil)(2259mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P6-1(5225mil,2486.4mil) on Multi-Layer And Track (5180mil,2446.4mil)(5194mil,2432.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P6-1(5225mil,2486.4mil) on Multi-Layer And Track (5180mil,2526.4mil)(5195mil,2541.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P6-1(5225mil,2486.4mil) on Multi-Layer And Track (5255mil,2541.4mil)(5275mil,2521.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P6-1(5225mil,2486.4mil) on Multi-Layer And Track (5256mil,2432.4mil)(5275mil,2451.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P7-1(5224mil,2629mil) on Multi-Layer And Track (5179mil,2589mil)(5193mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P7-1(5224mil,2629mil) on Multi-Layer And Track (5179mil,2669mil)(5194mil,2684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P7-1(5224mil,2629mil) on Multi-Layer And Track (5254mil,2684mil)(5274mil,2664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P7-1(5224mil,2629mil) on Multi-Layer And Track (5255mil,2575mil)(5274mil,2594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(5870mil,3230mil) on Bottom Layer And Track (5837mil,3109mil)(5837mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R10-1(5870mil,3230mil) on Bottom Layer And Track (5837mil,3262mil)(5904mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-1(5870mil,3230mil) on Bottom Layer And Track (5845mil,3168mil)(5845mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R10-1(5870mil,3230mil) on Bottom Layer And Track (5895mil,3168mil)(5895mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(5870mil,3230mil) on Bottom Layer And Track (5904mil,3109mil)(5904mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(5870mil,3140mil) on Bottom Layer And Track (5837mil,3109mil)(5837mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R10-2(5870mil,3140mil) on Bottom Layer And Track (5837mil,3109mil)(5904mil,3109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-2(5870mil,3140mil) on Bottom Layer And Track (5845mil,3168mil)(5845mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-2(5870mil,3140mil) on Bottom Layer And Track (5895mil,3168mil)(5895mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(5870mil,3140mil) on Bottom Layer And Track (5904mil,3109mil)(5904mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(3300mil,2410mil) on Bottom Layer And Track (3179mil,2376mil)(3332mil,2376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(3300mil,2410mil) on Bottom Layer And Track (3179mil,2443mil)(3332mil,2443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-1(3300mil,2410mil) on Bottom Layer And Track (3238mil,2385mil)(3272mil,2385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R1-1(3300mil,2410mil) on Bottom Layer And Track (3238mil,2435mil)(3272mil,2435mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R1-1(3300mil,2410mil) on Bottom Layer And Track (3332mil,2376mil)(3332mil,2443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R11-1(5700mil,3010mil) on Bottom Layer And Track (5668mil,2977mil)(5668mil,3044mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(5700mil,3010mil) on Bottom Layer And Track (5668mil,2977mil)(5821mil,2977mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(5700mil,3010mil) on Bottom Layer And Track (5668mil,3044mil)(5821mil,3044mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(5700mil,3010mil) on Bottom Layer And Track (5728mil,2985mil)(5762mil,2985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(5700mil,3010mil) on Bottom Layer And Track (5728mil,3035mil)(5762mil,3035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(5790mil,3010mil) on Bottom Layer And Track (5668mil,2977mil)(5821mil,2977mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(5790mil,3010mil) on Bottom Layer And Track (5668mil,3044mil)(5821mil,3044mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(5790mil,3010mil) on Bottom Layer And Track (5728mil,2985mil)(5762mil,2985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R11-2(5790mil,3010mil) on Bottom Layer And Track (5728mil,3035mil)(5762mil,3035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R11-2(5790mil,3010mil) on Bottom Layer And Track (5821mil,2977mil)(5821mil,3044mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R1-2(3210mil,2410mil) on Bottom Layer And Track (3179mil,2376mil)(3179mil,2443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(3210mil,2410mil) on Bottom Layer And Track (3179mil,2376mil)(3332mil,2376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(3210mil,2410mil) on Bottom Layer And Track (3179mil,2443mil)(3332mil,2443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-2(3210mil,2410mil) on Bottom Layer And Track (3238mil,2385mil)(3272mil,2385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-2(3210mil,2410mil) on Bottom Layer And Track (3238mil,2435mil)(3272mil,2435mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(2086mil,4263mil) on Bottom Layer And Track (1965mil,4229mil)(2118mil,4229mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(2086mil,4263mil) on Bottom Layer And Track (1965mil,4296mil)(2118mil,4296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-1(2086mil,4263mil) on Bottom Layer And Track (2024mil,4238mil)(2058mil,4238mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R12-1(2086mil,4263mil) on Bottom Layer And Track (2024mil,4288mil)(2058mil,4288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R12-1(2086mil,4263mil) on Bottom Layer And Track (2118mil,4229mil)(2118mil,4296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R12-2(1996mil,4263mil) on Bottom Layer And Track (1965mil,4229mil)(1965mil,4296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(1996mil,4263mil) on Bottom Layer And Track (1965mil,4229mil)(2118mil,4229mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(1996mil,4263mil) on Bottom Layer And Track (1965mil,4296mil)(2118mil,4296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-2(1996mil,4263mil) on Bottom Layer And Track (2024mil,4238mil)(2058mil,4238mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-2(1996mil,4263mil) on Bottom Layer And Track (2024mil,4288mil)(2058mil,4288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R13-1(1921mil,2329mil) on Bottom Layer And Track (1889mil,2296mil)(1889mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(1921mil,2329mil) on Bottom Layer And Track (1889mil,2296mil)(2042mil,2296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(1921mil,2329mil) on Bottom Layer And Track (1889mil,2363mil)(2042mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(1921mil,2329mil) on Bottom Layer And Track (1949mil,2304mil)(1983mil,2304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(1921mil,2329mil) on Bottom Layer And Track (1949mil,2354mil)(1983mil,2354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2011mil,2329mil) on Bottom Layer And Track (1889mil,2296mil)(2042mil,2296mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2011mil,2329mil) on Bottom Layer And Track (1889mil,2363mil)(2042mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-2(2011mil,2329mil) on Bottom Layer And Track (1949mil,2304mil)(1983mil,2304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R13-2(2011mil,2329mil) on Bottom Layer And Track (1949mil,2354mil)(1983mil,2354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R13-2(2011mil,2329mil) on Bottom Layer And Track (2042mil,2296mil)(2042mil,2363mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R14-1(2751mil,2333mil) on Bottom Layer And Track (2719mil,2300mil)(2719mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(2751mil,2333mil) on Bottom Layer And Track (2719mil,2300mil)(2872mil,2300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(2751mil,2333mil) on Bottom Layer And Track (2719mil,2367mil)(2872mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R14-1(2751mil,2333mil) on Bottom Layer And Track (2779mil,2308mil)(2813mil,2308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R14-1(2751mil,2333mil) on Bottom Layer And Track (2779mil,2358mil)(2813mil,2358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2841mil,2333mil) on Bottom Layer And Track (2719mil,2300mil)(2872mil,2300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(2841mil,2333mil) on Bottom Layer And Track (2719mil,2367mil)(2872mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R14-2(2841mil,2333mil) on Bottom Layer And Track (2779mil,2308mil)(2813mil,2308mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R14-2(2841mil,2333mil) on Bottom Layer And Track (2779mil,2358mil)(2813mil,2358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R14-2(2841mil,2333mil) on Bottom Layer And Track (2872mil,2300mil)(2872mil,2367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Text "C8" (2169mil,3309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Text "R16" (2262mil,3299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Track (2065mil,3291mil)(2218mil,3291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Track (2065mil,3358mil)(2218mil,3358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Track (2124mil,3300mil)(2158mil,3300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Track (2124mil,3350mil)(2158mil,3350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R15-1(2186mil,3325mil) on Bottom Layer And Track (2218mil,3291mil)(2218mil,3358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Text "C8" (2169mil,3309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Text "R16" (2262mil,3299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Track (2065mil,3291mil)(2065mil,3358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Track (2065mil,3291mil)(2218mil,3291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Track (2065mil,3358mil)(2218mil,3358mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Track (2124mil,3300mil)(2158mil,3300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R15-2(2096mil,3325mil) on Bottom Layer And Track (2124mil,3350mil)(2158mil,3350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2236mil,3145mil) on Bottom Layer And Track (2202mil,3113mil)(2202mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R16-1(2236mil,3145mil) on Bottom Layer And Track (2202mil,3113mil)(2269mil,3113mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-1(2236mil,3145mil) on Bottom Layer And Track (2211mil,3173mil)(2211mil,3207mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-1(2236mil,3145mil) on Bottom Layer And Track (2261mil,3173mil)(2261mil,3207mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(2236mil,3145mil) on Bottom Layer And Track (2269mil,3113mil)(2269mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2236mil,3235mil) on Bottom Layer And Track (2202mil,3113mil)(2202mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R16-2(2236mil,3235mil) on Bottom Layer And Track (2202mil,3266mil)(2269mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R16-2(2236mil,3235mil) on Bottom Layer And Track (2211mil,3173mil)(2211mil,3207mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R16-2(2236mil,3235mil) on Bottom Layer And Track (2261mil,3173mil)(2261mil,3207mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(2236mil,3235mil) on Bottom Layer And Track (2269mil,3113mil)(2269mil,3266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(3295mil,2630mil) on Bottom Layer And Track (3262mil,2509mil)(3262mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R2-1(3295mil,2630mil) on Bottom Layer And Track (3262mil,2662mil)(3329mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-1(3295mil,2630mil) on Bottom Layer And Track (3270mil,2568mil)(3270mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R2-1(3295mil,2630mil) on Bottom Layer And Track (3320mil,2568mil)(3320mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(3295mil,2630mil) on Bottom Layer And Track (3329mil,2509mil)(3329mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Text "R1" (3324mil,2476mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Track (3262mil,2509mil)(3262mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Track (3262mil,2509mil)(3329mil,2509mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Track (3270mil,2568mil)(3270mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Track (3320mil,2568mil)(3320mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(3295mil,2540mil) on Bottom Layer And Track (3329mil,2509mil)(3329mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(3215mil,2630mil) on Bottom Layer And Track (3182mil,2509mil)(3182mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R3-1(3215mil,2630mil) on Bottom Layer And Track (3182mil,2662mil)(3249mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-1(3215mil,2630mil) on Bottom Layer And Track (3190mil,2568mil)(3190mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R3-1(3215mil,2630mil) on Bottom Layer And Track (3240mil,2568mil)(3240mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(3215mil,2630mil) on Bottom Layer And Track (3249mil,2509mil)(3249mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.523mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Text "R1" (3324mil,2476mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.523mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Track (3182mil,2509mil)(3182mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Track (3182mil,2509mil)(3249mil,2509mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Track (3190mil,2568mil)(3190mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Track (3240mil,2568mil)(3240mil,2602mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(3215mil,2540mil) on Bottom Layer And Track (3249mil,2509mil)(3249mil,2662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R4-1(5475mil,2780mil) on Bottom Layer And Track (5443mil,2747mil)(5443mil,2814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(5475mil,2780mil) on Bottom Layer And Track (5443mil,2747mil)(5596mil,2747mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(5475mil,2780mil) on Bottom Layer And Track (5443mil,2814mil)(5596mil,2814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-1(5475mil,2780mil) on Bottom Layer And Track (5503mil,2755mil)(5537mil,2755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-1(5475mil,2780mil) on Bottom Layer And Track (5503mil,2805mil)(5537mil,2805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(5565mil,2780mil) on Bottom Layer And Track (5443mil,2747mil)(5596mil,2747mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(5565mil,2780mil) on Bottom Layer And Track (5443mil,2814mil)(5596mil,2814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-2(5565mil,2780mil) on Bottom Layer And Track (5503mil,2755mil)(5537mil,2755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R4-2(5565mil,2780mil) on Bottom Layer And Track (5503mil,2805mil)(5537mil,2805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R4-2(5565mil,2780mil) on Bottom Layer And Track (5596mil,2747mil)(5596mil,2814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(5355mil,3010mil) on Bottom Layer And Track (5234mil,2976mil)(5387mil,2976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(5355mil,3010mil) on Bottom Layer And Track (5234mil,3043mil)(5387mil,3043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-1(5355mil,3010mil) on Bottom Layer And Track (5293mil,2985mil)(5327mil,2985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R5-1(5355mil,3010mil) on Bottom Layer And Track (5293mil,3035mil)(5327mil,3035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R5-1(5355mil,3010mil) on Bottom Layer And Track (5387mil,2976mil)(5387mil,3043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R5-2(5265mil,3010mil) on Bottom Layer And Track (5234mil,2976mil)(5234mil,3043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(5265mil,3010mil) on Bottom Layer And Track (5234mil,2976mil)(5387mil,2976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(5265mil,3010mil) on Bottom Layer And Track (5234mil,3043mil)(5387mil,3043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-2(5265mil,3010mil) on Bottom Layer And Track (5293mil,2985mil)(5327mil,2985mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-2(5265mil,3010mil) on Bottom Layer And Track (5293mil,3035mil)(5327mil,3035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(5145mil,3230mil) on Bottom Layer And Track (5112mil,3109mil)(5112mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R6-1(5145mil,3230mil) on Bottom Layer And Track (5112mil,3262mil)(5179mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-1(5145mil,3230mil) on Bottom Layer And Track (5120mil,3168mil)(5120mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R6-1(5145mil,3230mil) on Bottom Layer And Track (5170mil,3168mil)(5170mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(5145mil,3230mil) on Bottom Layer And Track (5179mil,3109mil)(5179mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(5145mil,3140mil) on Bottom Layer And Track (5112mil,3109mil)(5112mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R6-2(5145mil,3140mil) on Bottom Layer And Track (5112mil,3109mil)(5179mil,3109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(5145mil,3140mil) on Bottom Layer And Track (5120mil,3168mil)(5120mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(5145mil,3140mil) on Bottom Layer And Track (5170mil,3168mil)(5170mil,3202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(5145mil,3140mil) on Bottom Layer And Track (5179mil,3109mil)(5179mil,3262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Text "R6" (5172mil,3294mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Track (5168mil,3317mil)(5168mil,3384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Track (5168mil,3317mil)(5321mil,3317mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Track (5168mil,3384mil)(5321mil,3384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Track (5228mil,3325mil)(5262mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-1(5200mil,3350mil) on Bottom Layer And Track (5228mil,3375mil)(5262mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(5290mil,3350mil) on Bottom Layer And Track (5168mil,3317mil)(5321mil,3317mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(5290mil,3350mil) on Bottom Layer And Track (5168mil,3384mil)(5321mil,3384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R7-2(5290mil,3350mil) on Bottom Layer And Track (5228mil,3325mil)(5262mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R7-2(5290mil,3350mil) on Bottom Layer And Track (5228mil,3375mil)(5262mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R7-2(5290mil,3350mil) on Bottom Layer And Track (5321mil,3317mil)(5321mil,3384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R8-1(5455mil,3165mil) on Bottom Layer And Track (5423mil,3132mil)(5423mil,3199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(5455mil,3165mil) on Bottom Layer And Track (5423mil,3132mil)(5576mil,3132mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(5455mil,3165mil) on Bottom Layer And Track (5423mil,3199mil)(5576mil,3199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-1(5455mil,3165mil) on Bottom Layer And Track (5483mil,3140mil)(5517mil,3140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-1(5455mil,3165mil) on Bottom Layer And Track (5483mil,3190mil)(5517mil,3190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(5545mil,3165mil) on Bottom Layer And Track (5423mil,3132mil)(5576mil,3132mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(5545mil,3165mil) on Bottom Layer And Track (5423mil,3199mil)(5576mil,3199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-2(5545mil,3165mil) on Bottom Layer And Track (5483mil,3140mil)(5517mil,3140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R8-2(5545mil,3165mil) on Bottom Layer And Track (5483mil,3190mil)(5517mil,3190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R8-2(5545mil,3165mil) on Bottom Layer And Track (5576mil,3132mil)(5576mil,3199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.98mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Text "R10" (5896mil,3294mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Track (5669mil,3316mil)(5822mil,3316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Track (5669mil,3383mil)(5822mil,3383mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Track (5728mil,3325mil)(5762mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Track (5728mil,3375mil)(5762mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R9-1(5790mil,3350mil) on Bottom Layer And Track (5822mil,3316mil)(5822mil,3383mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R9-2(5700mil,3350mil) on Bottom Layer And Track (5669mil,3316mil)(5669mil,3383mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(5700mil,3350mil) on Bottom Layer And Track (5669mil,3316mil)(5822mil,3316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(5700mil,3350mil) on Bottom Layer And Track (5669mil,3383mil)(5822mil,3383mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-2(5700mil,3350mil) on Bottom Layer And Track (5728mil,3325mil)(5762mil,3325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-2(5700mil,3350mil) on Bottom Layer And Track (5728mil,3375mil)(5762mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(5995mil,4195mil) on Multi-Layer And Track (5930mil,4192.998mil)(5954.764mil,4210.337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(5995mil,3995mil) on Multi-Layer And Track (5930mil,3990mil)(5956mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :468

Processing Rule : Silk to Silk (Clearance=10mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=3000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 474
Waived Violations : 0
Time Elapsed        : 00:00:01