module top
#(parameter param79 = {(8'hab), (((((8'hbe) <= (8'hbe)) ? (&(8'hbf)) : (^(8'hb9))) | (&(&(7'h42)))) ^~ {(&{(8'hbb), (8'ha7)}), ((^~(8'hbe)) >= ((8'hb9) >= (8'hae)))})}, 
parameter param80 = param79)
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h356):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire4;
  input wire [(5'h14):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire [(5'h12):(1'h0)] wire0;
  wire [(5'h12):(1'h0)] wire66;
  wire [(4'h9):(1'h0)] wire54;
  wire signed [(5'h12):(1'h0)] wire53;
  wire signed [(3'h4):(1'h0)] wire52;
  wire signed [(4'hb):(1'h0)] wire51;
  wire [(4'he):(1'h0)] wire41;
  wire signed [(4'hf):(1'h0)] wire40;
  wire signed [(3'h5):(1'h0)] wire39;
  wire [(4'hc):(1'h0)] wire38;
  wire signed [(5'h15):(1'h0)] wire37;
  wire signed [(5'h10):(1'h0)] wire36;
  wire signed [(3'h5):(1'h0)] wire35;
  wire signed [(2'h3):(1'h0)] wire32;
  wire [(5'h11):(1'h0)] wire6;
  wire [(4'hc):(1'h0)] wire5;
  reg signed [(4'hc):(1'h0)] reg78 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg77 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg76 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg74 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg73 = (1'h0);
  reg [(3'h5):(1'h0)] reg72 = (1'h0);
  reg [(3'h4):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg69 = (1'h0);
  reg [(3'h5):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg67 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg65 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg64 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg63 = (1'h0);
  reg [(4'h9):(1'h0)] reg62 = (1'h0);
  reg [(2'h3):(1'h0)] reg61 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg59 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg58 = (1'h0);
  reg [(5'h12):(1'h0)] reg57 = (1'h0);
  reg [(4'he):(1'h0)] reg56 = (1'h0);
  reg [(5'h13):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg50 = (1'h0);
  reg [(5'h10):(1'h0)] reg49 = (1'h0);
  reg [(4'hc):(1'h0)] reg48 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg47 = (1'h0);
  reg [(3'h7):(1'h0)] reg46 = (1'h0);
  reg [(4'h9):(1'h0)] reg45 = (1'h0);
  reg [(5'h10):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg42 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg34 = (1'h0);
  reg [(5'h12):(1'h0)] reg33 = (1'h0);
  reg [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg29 = (1'h0);
  reg signed [(4'he):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg27 = (1'h0);
  reg signed [(4'he):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg25 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg [(3'h7):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg21 = (1'h0);
  reg [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg19 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg [(3'h6):(1'h0)] reg17 = (1'h0);
  reg [(5'h12):(1'h0)] reg16 = (1'h0);
  reg [(4'hc):(1'h0)] reg15 = (1'h0);
  reg [(5'h15):(1'h0)] reg14 = (1'h0);
  reg [(4'hd):(1'h0)] reg13 = (1'h0);
  reg [(3'h6):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg10 = (1'h0);
  reg [(3'h5):(1'h0)] reg9 = (1'h0);
  reg [(4'he):(1'h0)] reg8 = (1'h0);
  reg [(4'hf):(1'h0)] reg7 = (1'h0);
  assign y = {wire66,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire32,
                 wire6,
                 wire5,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg34,
                 reg33,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire5 = $signed($signed(((~&$unsigned(wire0)) >>> {wire1})));
  assign wire6 = (^{wire3, $unsigned((~|{wire0, wire0}))});
  always
    @(posedge clk) begin
      if (wire1)
        begin
          if (wire1[(4'h8):(3'h4)])
            begin
              reg7 <= (-wire4);
              reg8 <= $unsigned((~^($signed(wire1) ?
                  (~&$signed(reg7)) : $signed($unsigned(wire3)))));
              reg9 <= (^~$signed($unsigned(wire4[(4'hd):(4'h8)])));
              reg10 <= (($unsigned((wire0 >= $signed((8'hb9)))) ?
                  $signed(wire2) : $unsigned(($unsigned(wire1) ?
                      wire6 : $unsigned((7'h41))))) <= ((($signed(reg8) || (~|wire4)) >= ((^~wire3) & {wire1})) << (~&$unsigned(reg8))));
              reg11 <= ({$signed($unsigned((wire6 ? wire2 : reg7)))} ?
                  reg9[(2'h3):(1'h0)] : $signed((wire5[(1'h0):(1'h0)] & wire6)));
            end
          else
            begin
              reg7 <= (+wire4);
            end
          reg12 <= $signed(reg11[(2'h2):(2'h2)]);
          if (($unsigned((~&$signed(wire0[(1'h1):(1'h1)]))) && wire3))
            begin
              reg13 <= $signed($unsigned((~|($unsigned(reg7) <<< $signed(reg10)))));
              reg14 <= $unsigned($signed(($signed((reg13 ?
                  reg10 : wire6)) & $unsigned(wire0[(2'h3):(1'h0)]))));
            end
          else
            begin
              reg13 <= reg7;
            end
        end
      else
        begin
          reg7 <= $signed($signed(((8'hb9) && (!(wire3 + (8'ha2))))));
          reg8 <= (($unsigned(reg8[(2'h2):(1'h0)]) > (((wire0 ? reg7 : reg8) ?
                      (reg7 ~^ reg11) : $signed(wire5)) ?
                  {(wire1 == wire2), reg9} : wire5)) ?
              reg13[(4'ha):(4'h9)] : reg8);
          reg9 <= {(~|({(reg9 >> reg8)} ?
                  reg10[(1'h0):(1'h0)] : $signed(reg14[(3'h7):(2'h2)])))};
          reg10 <= ((wire2[(1'h0):(1'h0)] <<< $unsigned((reg14 ?
                  {wire5} : $unsigned((8'hae))))) ?
              reg7 : $unsigned((reg10[(2'h2):(2'h2)] ?
                  $unsigned((wire1 <<< wire6)) : $signed(reg7[(4'h9):(3'h7)]))));
        end
      reg15 <= wire1;
      if ((reg10[(3'h5):(1'h0)] >>> wire4[(2'h3):(1'h0)]))
        begin
          reg16 <= $signed($signed($signed($unsigned({reg15, reg12}))));
        end
      else
        begin
          reg16 <= $unsigned(wire0[(4'hd):(3'h5)]);
          reg17 <= $signed($signed((reg8 >= wire0)));
          reg18 <= ((!($signed((reg11 && wire5)) < (&reg15[(3'h6):(2'h3)]))) ?
              $unsigned($unsigned(reg11)) : $signed((wire2[(4'hb):(1'h1)] ?
                  wire5 : $signed(reg16[(3'h4):(1'h1)]))));
        end
      if ($unsigned((($signed((reg10 * reg17)) + $unsigned($unsigned(reg17))) ?
          reg16[(3'h5):(3'h4)] : $unsigned(wire4[(4'hc):(3'h4)]))))
        begin
          reg19 <= {reg18};
          reg20 <= $signed($signed($unsigned($signed((wire4 ?
              reg19 : wire4)))));
          reg21 <= (($unsigned($signed((reg8 ? reg16 : (8'ha8)))) ?
                  $signed(((wire0 >> reg19) * $signed(reg15))) : $unsigned($unsigned(reg14[(4'hb):(4'ha)]))) ?
              $signed((wire4[(2'h2):(2'h2)] == (((8'had) || reg14) <<< $unsigned(reg18)))) : ($signed((reg15 ?
                      reg7[(1'h0):(1'h0)] : reg11)) ?
                  {($signed(reg10) ? reg16[(5'h12):(4'hc)] : (wire2 & reg15)),
                      (|{wire2})} : ((((8'hb3) ? (8'hb1) : reg8) ?
                          (reg11 ? reg20 : (8'hbd)) : (^wire2)) ?
                      $unsigned($signed((8'hab))) : reg12)));
          reg22 <= $unsigned(wire5);
          reg23 <= wire0[(2'h3):(1'h1)];
        end
      else
        begin
          reg19 <= (~reg12[(3'h6):(2'h2)]);
          reg20 <= reg7;
        end
      reg24 <= (7'h41);
    end
  always
    @(posedge clk) begin
      if (reg13[(4'hc):(4'hc)])
        begin
          if ($signed((((8'ha9) ?
              $signed(reg22) : $signed((~^reg18))) ^~ ($unsigned($unsigned((8'hb5))) || $unsigned($unsigned(reg21))))))
            begin
              reg25 <= ($signed(wire3[(3'h7):(3'h5)]) ? (~&reg22) : reg23);
              reg26 <= (-reg20[(4'h9):(3'h6)]);
            end
          else
            begin
              reg25 <= reg18;
              reg26 <= $unsigned((($unsigned((reg23 < reg15)) ?
                      $signed($unsigned(wire5)) : reg15) ?
                  {$unsigned($signed(wire3)),
                      {(reg13 ?
                              reg16 : reg23)}} : ($unsigned((reg22 <<< reg15)) <= wire0[(3'h7):(3'h5)])));
              reg27 <= $signed(((~((reg9 & wire1) ?
                      reg24[(2'h2):(1'h0)] : ((7'h44) ? reg17 : reg12))) ?
                  {(((8'haf) ? reg10 : wire5) ?
                          (!wire6) : reg15[(3'h6):(3'h4)])} : wire0[(4'hf):(4'hd)]));
              reg28 <= ((-(reg17[(3'h6):(1'h1)] ?
                  ((reg15 ? wire4 : reg13) ?
                      wire4[(4'hc):(2'h3)] : {reg26, reg22}) : ((reg13 ?
                          reg9 : wire3) ?
                      $signed(reg10) : (reg7 ?
                          reg12 : wire0)))) && reg24[(1'h0):(1'h0)]);
            end
          reg29 <= $signed((^(^((+reg8) ? (~|reg28) : $signed(reg21)))));
        end
      else
        begin
          reg25 <= ($unsigned($signed(($signed(wire4) != ((8'hb0) * reg20)))) <= $signed(wire4[(4'hb):(2'h3)]));
          reg26 <= (^~(reg13 ?
              ((+(~|wire0)) ?
                  $unsigned((reg17 - (8'ha3))) : reg16[(4'ha):(2'h2)]) : ($unsigned($signed(wire4)) & reg18[(1'h1):(1'h1)])));
        end
      if ((reg18 ? reg21 : {(-(!reg23[(2'h3):(2'h2)])), reg16}))
        begin
          if (reg23)
            begin
              reg30 <= {(reg17 ^~ ((reg19[(1'h1):(1'h1)] + (reg24 ^ reg29)) ?
                      reg21 : reg14[(4'hc):(3'h7)])),
                  ($unsigned(reg13[(4'hc):(1'h0)]) <<< (~reg20[(4'h8):(4'h8)]))};
            end
          else
            begin
              reg30 <= $unsigned(wire5);
            end
          reg31 <= reg21[(2'h3):(1'h1)];
        end
      else
        begin
          reg30 <= {reg9[(3'h5):(2'h2)]};
        end
    end
  assign wire32 = wire2[(3'h4):(1'h1)];
  always
    @(posedge clk) begin
      reg33 <= ({$unsigned((reg26[(4'hc):(3'h7)] ^ {reg12,
              reg14}))} && (reg27 | $unsigned((~^{reg28, reg18}))));
      reg34 <= $signed($unsigned({(^~$signed(reg26))}));
    end
  assign wire35 = ((+$signed((&(8'hbd)))) ?
                      $unsigned(reg12[(1'h0):(1'h0)]) : (((^(wire0 ?
                              reg7 : wire1)) || reg33[(1'h0):(1'h0)]) ?
                          {(((8'hbb) ? reg11 : reg19) ^ reg19),
                              ($unsigned(reg26) ?
                                  reg19[(2'h3):(2'h3)] : reg21[(4'hd):(4'hb)])} : (8'ha9)));
  assign wire36 = (reg28[(4'h8):(3'h7)] ?
                      ($unsigned(((wire3 ?
                          reg16 : reg17) ~^ $signed((8'ha6)))) >>> (+(((8'had) <<< wire4) ^ (wire0 ?
                          wire32 : reg7)))) : (reg12 ?
                          reg23[(4'hf):(3'h5)] : (((~&reg31) ?
                                  $signed((8'hb6)) : (^reg30)) ?
                              ((~wire1) ?
                                  wire35[(1'h1):(1'h0)] : {reg13}) : reg12[(3'h6):(1'h0)])));
  assign wire37 = $unsigned((^~($signed((~&reg19)) < wire4[(2'h2):(1'h0)])));
  assign wire38 = reg33[(1'h1):(1'h0)];
  assign wire39 = (~({(+(~^(8'haf))), (~(~(8'h9d)))} ?
                      ((~&((7'h43) ? reg28 : reg33)) ?
                          $unsigned(reg13[(3'h6):(3'h5)]) : $signed((wire0 ?
                              reg11 : wire6))) : $signed((~{wire36, reg19}))));
  assign wire40 = reg28[(3'h6):(3'h6)];
  assign wire41 = {$unsigned(reg25[(4'he):(4'hc)]),
                      ((((~reg24) | $signed(reg21)) ?
                              {(reg28 ~^ wire2),
                                  reg13[(1'h1):(1'h0)]} : {$signed(wire35)}) ?
                          (!$unsigned($signed(reg19))) : $signed(reg21[(3'h4):(2'h3)]))};
  always
    @(posedge clk) begin
      if (reg33)
        begin
          reg42 <= ((8'hb6) == reg24);
          if (reg28[(4'ha):(3'h5)])
            begin
              reg43 <= (reg8 ?
                  $signed((reg8 < wire40[(2'h2):(1'h1)])) : ((((reg9 - reg25) ?
                          $signed(wire35) : (wire41 ? wire38 : reg28)) ?
                      $unsigned((wire36 > (8'ha6))) : $signed((^(8'ha6)))) >= ((8'hb9) ?
                      reg22[(1'h0):(1'h0)] : $unsigned($unsigned((8'h9e))))));
            end
          else
            begin
              reg43 <= $signed(reg33);
              reg44 <= ($signed($signed({(-reg15),
                  reg43[(2'h2):(1'h0)]})) != ($unsigned(reg8[(4'h8):(1'h1)]) ?
                  (wire2[(3'h4):(3'h4)] ~^ reg10[(3'h4):(1'h0)]) : (|$unsigned($signed(reg25)))));
              reg45 <= $signed({reg7[(4'h8):(3'h6)],
                  (reg14 >>> (+wire36[(1'h0):(1'h0)]))});
              reg46 <= wire1;
              reg47 <= reg24[(2'h2):(2'h2)];
            end
          reg48 <= (^$unsigned(($unsigned({wire1}) ?
              reg43 : $unsigned((~^(8'hac))))));
        end
      else
        begin
          reg42 <= wire39[(2'h2):(1'h1)];
        end
      reg49 <= ((~(8'ha9)) && ({$unsigned((~^reg42))} ?
          {$signed(reg21[(5'h10):(4'he)])} : reg45[(3'h5):(2'h2)]));
      reg50 <= {$unsigned($unsigned(reg48)), wire0[(4'h8):(3'h4)]};
    end
  assign wire51 = reg25[(2'h3):(2'h3)];
  assign wire52 = (~^(~$signed($signed((+wire3)))));
  assign wire53 = wire3[(4'hd):(4'h9)];
  assign wire54 = ((reg28 >>> (reg50 ?
                          ($signed(reg25) < $signed(reg28)) : $unsigned($unsigned(reg25)))) ?
                      $signed(({$unsigned(wire39),
                              (wire32 ? (8'ha3) : (7'h42))} ?
                          $unsigned($unsigned(reg24)) : ({reg16,
                              reg11} >= (wire32 ?
                              reg10 : reg8)))) : reg30[(2'h3):(2'h2)]);
  always
    @(posedge clk) begin
      reg55 <= (reg44 ?
          $signed(((reg43 ~^ (reg21 <= reg44)) >>> $unsigned({wire53,
              (8'hbe)}))) : ($signed($signed((~&wire54))) ^ $signed(($unsigned(reg25) ?
              $signed(reg17) : $signed(reg18)))));
      if ($signed((!($unsigned($signed(wire35)) ?
          ($unsigned(reg29) ?
              {reg33} : (wire41 < wire35)) : $unsigned($signed(wire54))))))
        begin
          if (wire38)
            begin
              reg56 <= reg34;
              reg57 <= reg49[(1'h0):(1'h0)];
              reg58 <= (&((-reg12) << reg16));
            end
          else
            begin
              reg56 <= $signed((~&(~^(wire5 >> (~reg45)))));
              reg57 <= (reg16[(2'h2):(2'h2)] ?
                  $unsigned((~&($unsigned(wire35) ?
                      reg44[(5'h10):(4'ha)] : $signed(reg21)))) : wire39[(2'h3):(1'h0)]);
              reg58 <= ((|wire32) ?
                  reg20 : $signed({$signed((reg49 >> (8'ha5))),
                      $signed((reg50 ^~ reg8))}));
            end
          if ($signed(reg45))
            begin
              reg59 <= wire3[(3'h5):(3'h4)];
              reg60 <= $unsigned((($signed((reg44 ? wire40 : reg18)) != reg57) ?
                  (~&$signed((reg27 ?
                      (8'ha8) : wire52))) : $signed($signed((~^reg44)))));
              reg61 <= (((-wire36) | (($unsigned(wire52) ?
                      (^wire36) : $signed((8'hbd))) - (reg17[(2'h2):(2'h2)] * $signed(reg9)))) ?
                  $unsigned($unsigned($unsigned({wire37}))) : (((8'hab) ~^ $signed((wire0 ?
                      reg33 : reg57))) << {reg47}));
              reg62 <= $signed((&((reg60[(2'h3):(1'h1)] + $signed(reg42)) < (reg31[(4'h9):(1'h0)] >>> (wire35 << wire53)))));
            end
          else
            begin
              reg59 <= $unsigned((({$unsigned(reg19),
                  $unsigned(reg10)} == reg20[(4'h9):(1'h1)]) << wire4[(1'h1):(1'h1)]));
            end
          reg63 <= reg16[(4'h9):(4'h8)];
          reg64 <= (-reg63[(4'hc):(3'h5)]);
        end
      else
        begin
          reg56 <= (~^(reg17 <= $unsigned($signed(reg13))));
          reg57 <= reg43[(3'h6):(1'h1)];
          reg58 <= wire37[(4'h8):(1'h1)];
          if ((wire35 ?
              ((^~$signed((reg14 ? (8'h9f) : reg58))) == (reg60 ?
                  ((reg62 ?
                      wire38 : reg63) & wire4[(4'h9):(4'h9)]) : wire54[(4'h9):(3'h5)])) : $unsigned(($unsigned(reg62) + $signed(reg62[(4'h9):(3'h6)])))))
            begin
              reg59 <= reg42[(4'hd):(3'h6)];
            end
          else
            begin
              reg59 <= $unsigned((wire1 ~^ ($unsigned(reg15) <<< $signed($unsigned(reg43)))));
              reg60 <= ($unsigned(reg8) ?
                  (wire36 == ((|$signed(wire32)) ?
                      (reg48[(3'h5):(2'h2)] ?
                          (|wire36) : {reg26,
                              wire38}) : $unsigned((reg29 | (8'ha1))))) : reg59[(3'h4):(3'h4)]);
              reg61 <= (wire1[(1'h0):(1'h0)] != $signed(reg7));
            end
          reg62 <= {reg50};
        end
      reg65 <= $signed(wire6[(2'h3):(2'h2)]);
    end
  assign wire66 = $unsigned(reg7);
  always
    @(posedge clk) begin
      reg67 <= $signed(((($signed(reg20) ?
                  (wire6 > reg13) : (wire39 ? wire3 : wire53)) ?
              $signed($unsigned((8'hbb))) : ($unsigned(wire37) ?
                  {reg14, reg46} : $signed(reg61))) ?
          $signed(reg29[(4'hb):(3'h6)]) : reg64[(3'h4):(2'h2)]));
      if ($signed(($signed($signed(wire41)) >> (wire0 ^~ ((8'ha9) ?
          (reg13 && (7'h40)) : reg64[(3'h7):(3'h4)])))))
        begin
          reg68 <= $unsigned(reg17[(1'h1):(1'h0)]);
          reg69 <= $signed((($signed((reg47 ? reg17 : reg23)) ?
              $unsigned($unsigned(reg61)) : $signed($unsigned(wire35))) ^~ (8'ha7)));
          reg70 <= $unsigned({($signed(reg46[(1'h1):(1'h1)]) >>> wire4),
              ((wire51 * (reg29 ? wire35 : reg31)) ?
                  ((8'ha2) ? reg43 : $signed(reg8)) : ({reg55,
                      wire40} << {reg24, reg17}))});
          reg71 <= {($signed(wire2[(4'hb):(1'h0)]) ^ $unsigned($signed((reg12 >= reg10)))),
              $signed(((~^wire2) >>> $signed((reg21 ? reg13 : reg69))))};
          reg72 <= reg61[(2'h3):(1'h0)];
        end
      else
        begin
          reg68 <= ($signed((^~(reg24[(1'h0):(1'h0)] ?
              $unsigned(reg67) : {(8'hb5), reg72}))) | reg57);
          reg69 <= {(|$signed((-(8'ha7)))), wire32[(1'h0):(1'h0)]};
          if (((!$unsigned((reg15[(3'h6):(2'h3)] ?
              reg68 : (wire4 ? (8'hbc) : reg45)))) > (7'h43)))
            begin
              reg70 <= reg67[(4'hd):(3'h6)];
            end
          else
            begin
              reg70 <= {(|reg62[(3'h4):(1'h0)])};
              reg71 <= (wire36 ?
                  {reg65} : $unsigned({(|wire53[(4'hc):(4'hc)])}));
              reg72 <= wire37;
              reg73 <= (^wire41);
              reg74 <= reg30;
            end
          if ((reg56[(4'ha):(3'h4)] == reg12[(2'h3):(2'h2)]))
            begin
              reg75 <= ((~|(reg18 ?
                      $signed($unsigned(wire41)) : ((reg26 ?
                          (7'h41) : reg49) & $unsigned(wire54)))) ?
                  $unsigned(($signed($signed(wire0)) ?
                      ((reg17 - reg22) ~^ $unsigned(reg29)) : reg62[(3'h6):(3'h5)])) : reg68[(3'h5):(3'h4)]);
              reg76 <= $signed(wire32);
              reg77 <= {{reg68[(2'h3):(1'h0)]},
                  {(wire38[(1'h1):(1'h1)] ~^ wire4), reg22}};
            end
          else
            begin
              reg75 <= wire3;
              reg76 <= $unsigned((+(-$unsigned((reg48 ? (8'hb5) : reg31)))));
            end
          if (wire6)
            begin
              reg78 <= reg76;
            end
          else
            begin
              reg78 <= reg47;
            end
        end
    end
endmodule
