[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of NLSV2T244MUTAG production of ON SEMICONDUCTOR from the text:© Semiconductor Components Industries, LLC, 2016\nMarch, 2016 − Rev. 41 Publication Order Number:\nNLSV2T244/DNLSV2T244\n2-Bit Dual-Supply\nNon-Inverting LevelTranslator\nThe NLSV2T244 is a 2−bit configurable dual−supply voltage level\ntranslator. The input A n and output B n ports are designed to track two\ndifferent power supply rails, V CCA and V CCB respectively. Both\nsupply rails are configurable from 0.9 V to 4.5 V allowing universallow−voltage translation from the input A\nn to the output B n port.\nFeatures\n•Wide V CCA and V CCB Operating Range:  0.9 V to 4.5 V\n•High−Speed w/ Balanced Propagation Delay\n•Inputs and Outputs have OVT Protection to 4.5 V\n•Non−preferential V CCA and V CCB Sequencing\n•Outputs at 3−State until Active V CC is Reached\n•Power−Off Protection\n•Outputs Switch to 3−State with V CCB at GND\n•Small Packaging:  UDFN8, SO−8, Micro8\n•These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS\nCompliant\nTypical Applications\n•Mobile Phones, PDAs, Other Portable Devices\nImportant Information\n•ESD Protection for All Pins:\nHBM (Human Body Model) > 5000 VUDFN8\nMU SUFFIX\nCASE 517AJMARKING\nDIAGRAMSwww. onsemi.com\nDevice Package Shipping†ORDERING INFORMATION\nNLSV2T244MUTAG UDFN8\n(Pb−Free)3000 / Tape &\nReel\n†For information on tape and reel specifications,\nincluding part orientation and tape sizes, pleaserefer to our Tape and Reel Packaging SpecificationBrochure, BRD8011/D.18\nUP = Specific Device Code\nM = Date Code\n/C0071 = Pb−Free PackageUPM\n/C0071\n18SO−8\nD SUFFIX\nCASE 751\nA = Assembly Location\nY = Year\nW = Work Week\n/C0071 = Pb−Free Package2T244\nALYW /C0071\n/C0071\n18\nMicro8\nDM SUFFIX\nCASE 846A\n1244\nAYW /C0071\n/C0071\n18\nNLSV2T244DR2G SO−8\n(Pb−Free)2500 / Tape &\nReel\nNLSV2T244DMR2G Micro8\n(Pb−Free)4000 / Tape &\nReelA = Assembly Location\nL = Wafer Lot\nY = YearW = Work Week\n/C0071 = Pb−Free Package\nNLSV2T244\nwww. onsemi.com\n2Figure 1. Logic DiagramVCCA VCCB\nB1\nB2\nOEA2A1\nPIN ASSIGNMENTS\nUDFN8\n(Top View)VCCB\nB1\nB2\nGNDVCCA\nA1\nA2\nOE8\n7\n651\n2\n34\nMicro8\n(Top View)1\n2\n348\n7\n651 8\n2\n3\n47\n6\n5\nSOIC−8\n(Top View)VCCB\nB1\nB2\nGNDVCCA\nA1\nA2\nOEVCCB\nB1\nB2\nGNDVCCA\nA1\nA2\nOE\nPIN ASSIGNMENT\nPIN FUNCTION\nVCCA Input Port DC Power Supply\nVCCB Output Port DC Power Supply\nGND Ground\nAn Input Port\nBn Output Port\nOE Output EnableInputs Outputs\nOE An BnTRUTH TABLE\nLLL\nLHH\nH X 3−State\nNLSV2T244\nwww. onsemi.com\n3MAXIMUM RATINGS\nSymbol Rating Value Condition Unit\nVCCA, VCCB DC Supply Voltage −0.5 to +5.5 V\nVI DC Input Voltage A n −0.5 to +5.5 V\nVC Control Input OE −0.5 to +5.5 V\nVO DC Output Voltage (Power Down) B n −0.5 to +5.5 VCCA = V CCB  = 0 V\n(Active Mode) B n −0.5 to +5.5 V\n(Tri−State Mode) B n −0.5 to +5.5 V\nIIK DC Input Diode Current −20 VI < GND mA\nIOK DC Output Diode Current −50 VO < GND mA\nIO DC Output Source/Sink Current ±50 mA\nICCA, ICCB DC Supply Current Per Supply Pin ±100 mA\nIGND DC Ground Current per Ground Pin ±100 mA\nTSTG Storage Temperature −65 to +150 °C\nStresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device function ality\nshould not be assumed, damage may occur and reliability may be affected.\nRECOMMENDED OPERATING CONDITIONS\nSymbol Parameter Min Max Unit\nVCCA, VCCB Positive DC Supply Voltage 0.9 4.5 V\nVI Bus Input Voltage GND 4.5 V\nVC Control Input OE GND 4.5 V\nVIO Bus Output Voltage (Power Down Mode) B n GND 4.5 V\n(Active Mode) B n GND VCCB V\n(Tri−State Mode) B n GND 4.5 V\nTA Operating Temperature Range −40 +85 °C\n/C0068t / /C0068V Input Transition Rise or Rate\nVI, from 30% to 70% of V CC; VCC = 3.3 V ±0.3 V0 10 nS\nFunctional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresse s beyond\nthe Recommended Operating Ranges limits may affect device reliability.\nNLSV2T244\nwww. onsemi.com\n4DC ELECTRICAL CHARACTERISTICS\nSymbol Parameter Test Conditions VCCA (V) VCCB (V)−40 /C0053C to +85 /C0053C\nUnit Min Max\nVIH Input HIGH Voltage\n(An, OE )3.6 – 4.5 0.9 – 4.5 2.2 − V\n2.7 – 3.6 2.0 −\n2.3 – 2.7 1.6 −\n1.4 − 2.3 0.65 * V CCA −\n0.9 – 1.4 0.9 * V CCA −\nVIL Input LOW Voltage(An, OE\n)3.6 – 4.5 0.9 – 4.5 − 0.8 V\n2.7 – 3.6 − 0.8\n2.3 – 2.7 − 0.7\n1.4 − 2.3 − 0.35 * V CCA\n0.9 – 1.4 − 0.1 * V CCA\nVOH Output HIGH Voltage IOH = −100 /C0109A; V I = VIH 0.9 – 4.5 0.9 – 4.5 VCCB – 0.2 − V\nIOH = −0.5 mA; V I = VIH 0.9 0.9 0.75 * V CCB −\nIOH = −2 mA; V I = VIH 1.4 1.4 1.05 −\nIOH = −6 mA; V I = VIH 1.65 1.65 1.25 −\n2.3 2.3 2.0 −\nIOH = −12 mA; V I = VIH 2.3 2.3 1.8 −\n2.7 2.7 2.2 −\nIOH = −18 mA; V I = VIH 2.3 2.3 1.7 −\n3.0 3.0 2.4 −\nIOH = −24 mA; V I = VIH 3.0 3.0 2.2 −\nVOL Output LOW Voltage IOL = 100 /C0109A; V I = VIL 0.9 – 4.5 0.9 – 4.5 − 0.2 V\nIOL = 0.5 mA; V I = VIL 1.1 1.1 − 0.3\nIOL = 2 mA; V I = VIL 1.4 1.4 − 0.35\nIOL = 6 mA; V I = VIL 1.65 1.65 − 0.3\nIOL = 12 mA; V I = VIL 2.3 2.3 − 0.4\n2.7 2.7 − 0.4\nIOL = 18 mA; V I = VIL 2.3 2.3 − 0.6\n3.0 3.0 − 0.4\nIOL = 24 mA; V I = V IL 3.0 3.0 − 0.55\nII Input Leakage Current VI = VCCA or GND 0.9 – 4.5 0.9 – 4.5 −1.0 1.0 /C0109A\nIOFF Power−Off Leakage Current OE = 0 V 0\n0.9 – 4.50.9 – 4.5\n0−1.0−1.0 1.01.0 /C0109A\nICCA Quiescent Supply Current VI = V CCA or GND;\nIO = 0, V CCA = V CCB0.9 – 4.5 0.9 − 4.5 − 1.0 /C0109A\nICCB Quiescent Supply Current VI = V CCA or GND;\nIO = 0, V CCA = V CCB0.9 – 4.5 0.9 − 4.5 − 1.0 /C0109A\nICCA + ICCB Quiescent Supply Current VI = V CCA or GND;\nIO = 0, V CCA = V CCB0.9 – 4.5 0.9 – 4.5 − 2.0 /C0109A\n/C0068ICCA Increase in I CC per Input Voltage,\nOther Inputs at V CCA or GNDVI = V CCA – 0.6 V;\nVI = V CCA  or GND4.5\n3.64.53.6 − 10\n5.0/C0109A\n/C0068ICCB Increase in I CC per Input Voltage,\nOther Inputs at V CCA or GNDVI = V CCA – 0.6 V;\nVI = V CCA  or GND4.5\n3.64.53.6 − 10\n5.0/C0109A\nIOZ I/O Tri−State Output Leakage\nCurrentTA = 25 °C, OE  = 0 V 0.9 – 4.5 0.9 – 4.5 −1.0 1.0 /C0109A\nProduct parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product\nperformance may not be indicated by the Electrical Characteristics if operated under different conditions.\nNLSV2T244\nwww. onsemi.com\n5TOTAL STATIC POWER CONSUMPTION (I CCA + ICCB)\n−40 /C0053C to +85 /C0053C\nVCCB (V)\n4.5 3.3 2.8 1.8 0.9\nVCCA (V) Min Max Min Max Min Max Min Max Min Max Unit\n4.5 2 2 2 2 < 1.5 μA\n3.3 2 2 2 2 < 1.5 μA\n2.8 < 2 < 1 < 1 < 0.5 < 0.5 μA\n1.8 < 1 < 1 < 0.5 < 0.5 < 0.5 μA\n0.9 < 0.5 < 0.5 < 0.5 < 0.5 < 0.5 μA\nNOTE: Connect ground before applying supply voltage V CCA or V CCB. This device is designed with the feature that the power−up\nsequence of V CCA and V CCB will not damage the IC.\nAC ELECTRICAL CHARACTERISTICS\nSymbol Parameter VCCA (V)−40 /C0053C to +85 /C0053C\nUnitVCCB (V)\n4.5 3.3 2.8 1.8 1.2\nMin Max Min Max Min Max Min Max Min Max\ntPLH,\ntPHL\n(Note  1)Propagation\nDelay,\nAn to B n4.5 1.6 1.8 2.0 2.1 2.3 nS\n3.3 1.7 1.9 2.1 2.3 2.6\n2.8 1.9 2.1 2.3 2.5 2.8\n1.8 2.1 2.4 2.5 2.7 3.0\n1.2 2.4 2.7 2.8 3.0 3.3\ntPZH,\ntPZL\n(Note  1)Output\nEnable,\nOE to B n4.5 2.6 3.8 4.0 4.1 4.3 nS\n3.3 3.7 3.9 4.1 4.3 4.6\n2.5 3.9 4.1 4.3 4.5 4.8\n1.8 4.1 4.4 4.5 4.7 5.0\n1.2 4.4 4.7 4.8 5.0 5.3\ntPHZ,\ntPLZ\n(Note  1)Output\nDisable,\nOE to B n4.5 2.6 3.8 4.0 4.1 4.3 nS\n3.3 3.7 3.9 4.1 4.3 4.6\n2.5 3.9 4.1 4.3 4.5 4.8\n1.8 4.1 4.4 4.5 4.7 5.0\n1.2 4.4 4.7 4.8 5.0 5.3\ntOSHL ,\ntOSLH\n(Note  1)Output to\nOutput\nSkew,Time4.5 0.15 0.15 0.15 0.15 0.15 nS\n3.3 0.15 0.15 0.15 0.15 0.15\n2.5 0.15 0.15 0.15 0.15 0.15\n1.8 0.15 0.15 0.15 0.15 0.15\n1.2 0.15 0.15 0.15 0.15 0.15\n1. Propagation delays defined per Figure 2.\nCAPACITANCE\nSymbol Parameter Test Conditions Typ (Note 2) Unit\nCIN Control Pin Input Capacitance VCCA = V CCB = 3.3 V, V I = 0 V or V CCA/B 3.5 pF\nCI/O I/O Pin Input Capacitance VCCA = V CCB = 3.3 V, V I = 0 V or V CCA/B 5.0 pF\nCPD Power Dissipation Capacitance VCCA = V CCB = 3.3 V, V I = 0 V or V CCA, f = 10 MHz 20 pF\n2. Typical values are at T A = +25 °C.\n3. C PD is defined as the value of the IC’s equivalent capacitance from which the operating current can be calculated from:\nICC(operating)  /C0094 CPD x V CC x fIN x N SW where I CC = ICCA + ICCB and N SW = total number of outputs switching.\nNLSV2T244\nwww. onsemi.com\n6Figure 2. AC (Propagation Delay) Test CircuitDUTPulse\nGeneratorVCC\nCL RLRLVCCO x 2\nOPEN\nGND\nTest Switch\ntPLH, tPHL OPEN\ntPLZ, tPZL VCCO x 2\ntPHZ, tPZH GND\nCL = 15 pF or equivalent (includes probe and jig capacitance)\nRL = 2 k/C0087 or equivalent\nZOUT of pulse generator = 50 /C0087\nFigure 3. AC (Propagation Delay) Test Circuit WaveformsInput (A n)\nOutput (B n)\nOEn Vm Vm\nVmVm\nVm VmVm\nVmtPLH tPHLVIH\n0 V\nVOH\nVOL\nVIH\n0 V\nVOHVY\nVOLVXtPZH\ntPZLtPHZ\ntPLZ≈0 V\n≈ VCCWaveform 1 − Propagation Delays\ntR = tF = 2.0 ns, 10% to 90%; f = 1 MHz; t W = 500 ns\nWaveform 2 − Output Enable and Disable Times\ntR = tF = 2.0 ns, 10% to 90%; f = 1 MHz; t W = 500 nsOutput (B n)\nOutput (B n)\nSymbolVCC\n3.0 V – 4.5 V 2.3 V − 2.7 V 1.65 V − 1.95 V 1.4 V − 1.6 V 0.9 V − 1.3 V\nVmA VCCA/2 VCCA/2 VCCA/2 VCCA/2 VCCA/2\nVmB VCCB/2 VCCB/2 VCCB/2 VCCB/2 VCCB/2\nVX VOL x 0.1 VOL x 0.1 VOL x 0.1 VOL x 0.1 VOL x 0.1\nVY VOH x 0.9 VOH x 0.9 VOH x 0.9 VOH x 0.9 VOH x 0.9\nUDFN8 1.8x1.2, 0.4P\nCASE 517AJ −01\nISSUE O\nDATE 08 NOV 2006\nSCALE 4:1\nNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nASME Y14.5M, 1994.\n2. CONTROLLING DIMENSION: MILLIMETERS.3. DIMENSION b APPLIES TO PLATED\nTERMINAL AND IS MEASURED BETWEEN0.15 AND 0.30 mm FROM TERMINAL TIP.\n4. MOLD FLASH ALLOWED ON TERMINALS\nALONG EDGE OF PACKAGE. FLASH MAYNOT EXCEED 0.03 ONTO BOTTOMSURFACE OF TERMINALS.\n5. DETAIL A SHOWS OPTIONAL\nCONSTRUCTION FOR TERMINALS.\nÉÉÉÉAB\nED\nBOTTOM VIEWbe\n8X\nBAC\nCNOTE 30.10 C\nPIN ONE\nREFERENCE\nTOP VIEW0.10 C\nA\nA1(A3)\n0.05 C0.05 C\nCSEATING\nPLANE SIDE VIEW\nL8X\n1 4\n5 818\nDIM MIN MAXMILLIMETERS\nA 0.45 0.55\nA1 0.00 0.05\nA3 0.127 REF\nb 0.15 0.25\nD 1.80 BSC\nE 1.20 BSC\ne 0.40 BSC\nL 0.45 0.55e/2b2 0.30 REF\nL1 0.00 0.03\nL2 0.40 REFDETAIL A\n(L2)(b2)NOTE 5L1\nDETAIL A\nM 0.10\nM 0.05\n0.22\n0.328X\n1.50\n0.40 PITCH0.66\nDIMENSIONS: MILLIMETERSMOUNTING FOOTPRINT\n7X\n1SOLDERMASK DEFINEDXX = Specific Device Code\nM = Date Code\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator, “G” or microdot “ /C0071”,\nmay or may not be present.GENERIC\nMARKING DIAGRAM*\nXXM\n/C0071MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON23417D DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 UDFN8 1.8X1.2, 0.4P\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSEATING\nPLANE1\n45 8\nN\nJX 45/C0095KNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nANSI Y14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.3. DIMENSION A AND B DO NOT INCLUDE\nMOLD PROTRUSION.\n4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)\nPER SIDE.\n5. DIMENSION D DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE DAMBARPROTRUSION SHALL BE 0.127 (0.005) TOTAL\nIN EXCESS OF THE D DIMENSION AT\nMAXIMUM MATERIAL CONDITION.\n6. 751−01 THRU 751 −06 ARE OBSOLETE. NEW\nSTANDARD IS 751 −07.A\nB S\nD HC\n0.10 (0.004)SCALE 1:1\nSTYLES ON PAGE 2DIM\nAMIN MAX MIN MAXINCHES\n4.80 5.00 0.189 0.197MILLIMETERS\nB 3.80 4.00 0.150 0.157\nC 1.35 1.75 0.053 0.069\nD 0.33 0.51 0.013 0.020\nG 1.27 BSC 0.050 BSC\nH 0.10 0.25 0.004 0.010\nJ 0.19 0.25 0.007 0.010\nK 0.40 1.27 0.016 0.050\nM 0  8  0  8  \nN 0.25 0.50 0.010 0.020\nS 5.80 6.20 0.228 0.244−X−\n−Y−\nGMY M 0.25 (0.010)\n−Z−\nY M 0.25 (0.010) Z SXSM\n/C0095/C0095/C0095/C0095\nXXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearW = Work Week\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*18\nXXXXX\nALYWX\n18\nIC DiscreteXXXXXX\nAYWW\n /C0071\n18\n1.52\n0.060\n7.0\n0.275\n0.6\n0.0241.2700.0504.0\n0.155\n/C0466mm\ninches/C0467 SCALE 6:1\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\nDiscreteXXXXXX\nAYWW\n18\n(Pb−Free)XXXXX\nALYWX\n /C0071\n18\nIC\n(Pb−Free)\nXXXXXX = Specific Device Code\nA = Assembly Location\nY = YearWW = Work Week\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SOIC−8 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSTYLE 4:\nPIN 1. ANODE\n2. ANODE3. ANODE4. ANODE\n5. ANODE\n6. ANODE7. ANODE8. COMMON CATHODESTYLE 1:\nPIN 1. EMITTER\n2. COLLECTOR3. COLLECTOR4. EMITTER\n5. EMITTER\n6. BASE7. BASE8. EMITTERSTYLE 2:\nPIN 1. COLLECTOR, DIE, #1\n2. COLLECTOR, #13. COLLECTOR, #24. COLLECTOR, #2\n5. BASE, #2\n6. EMITTER, #27. BASE, #18. EMITTER, #1STYLE 3:\nPIN 1. DRAIN, DIE #1\n2. DRAIN, #13. DRAIN, #24. DRAIN, #2\n5. GATE, #2\n6. SOURCE, #27. GATE, #18. SOURCE, #1\nSTYLE 6:\nPIN 1. SOURCE\n2. DRAIN3. DRAIN4. SOURCE\n5. SOURCE\n6. GATE7. GATE8. SOURCESTYLE 5:\nPIN 1. DRAIN\n2. DRAIN3. DRAIN4. DRAIN\n5. GATE\n6. GATE7. SOURCE8. SOURCESTYLE 7:\nPIN 1. INPUT\n2. EXTERNAL  BYPASS3. THIRD STAGE SOURCE4. GROUND\n5. DRAIN\n6. GATE 37. SECOND STAGE Vd8. FIRST STAGE VdSTYLE 8:\nPIN 1. COLLECTOR, DIE #1\n2. BASE, #13. BASE, #24. COLLECTOR, #2\n5. COLLECTOR, #2\n6. EMITTER, #27. EMITTER, #18. COLLECTOR, #1\nSTYLE 9:\nPIN 1. EMITTER,  COMMON\n2. COLLECTOR, DIE #13. COLLECTOR, DIE #24. EMITTER, COMMON\n5. EMITTER, COMMON\n6. BASE, DIE #27. BASE, DIE #18. EMITTER, COMMONSTYLE 10:\nPIN 1. GROUND\n2. BIAS 13. OUTPUT4. GROUND\n5. GROUND\n6. BIAS 27. INPUT8. GROUNDSTYLE 11:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. DRAIN 27. DRAIN 18. DRAIN 1STYLE 12:\nPIN 1. SOURCE\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 14:\nPIN 1. N −SOURCE\n2. N−GATE\n3. P−SOURCE\n4. P−GATE\n5. P−DRAIN\n6. P−DRAIN\n7. N−DRAIN\n8. N−DRAINSTYLE 13:\nPIN 1. N.C.\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAINSTYLE 15:\nPIN 1. ANODE 1\n2. ANODE 13. ANODE 14. ANODE 1\n5. CATHODE, COMMON\n6. CATHODE, COMMON7. CATHODE, COMMON8. CATHODE, COMMONSTYLE 16:\nPIN 1. EMITTER, DIE #1\n2. BASE, DIE #13. EMITTER, DIE #24. BASE, DIE #2\n5. COLLECTOR, DIE #2\n6. COLLECTOR, DIE #27. COLLECTOR, DIE #18. COLLECTOR, DIE #1\nSTYLE 17:\nPIN 1. VCC\n2. V2OUT3. V1OUT4. TXE\n5. RXE\n6. VEE7. GND8. ACCSTYLE 18:\nPIN 1. ANODE\n2. ANODE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. CATHODE8. CATHODESTYLE 19:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. MIRROR 27. DRAIN 18. MIRROR 1STYLE 20:\nPIN 1. SOURCE (N)\n2. GATE (N)3. SOURCE (P)4. GATE (P)\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 21:\nPIN 1. CATHODE 1\n2. CATHODE 23. CATHODE 34. CATHODE 4\n5. CATHODE 5\n6. COMMON ANODE7. COMMON ANODE8. CATHODE 6STYLE 22:\nPIN 1. I/O LINE 1\n2. COMMON CATHODE/VCC3. COMMON CATHODE/VCC4. I/O LINE 3\n5. COMMON ANODE/GND\n6. I/O LINE 47. I/O LINE 58. COMMON ANODE/GNDSTYLE 23:\nPIN 1. LINE 1 IN\n2. COMMON ANODE/GND3. COMMON ANODE/GND4. LINE 2 IN\n5. LINE 2 OUT\n6. COMMON ANODE/GND7. COMMON ANODE/GND8. LINE 1 OUTSTYLE 24:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR/ANODE4. COLLECTOR/ANODE\n5. CATHODE\n6. CATHODE7. COLLECTOR/ANODE8. COLLECTOR/ANODE\nSTYLE 25:\nPIN 1. VIN\n2. N/C3. REXT4. GND\n5. IOUT\n6. IOUT7. IOUT8. IOUTSTYLE 26:\nPIN 1. GND\n2. dv/dt3. ENABLE4. ILIMIT\n5. SOURCE\n6. SOURCE7. SOURCE8. VCCSTYLE 27:\nPIN 1. ILIMIT\n2. OVLO3. UVLO4. INPUT+\n5. SOURCE\n6. SOURCE7. SOURCE8. DRAINSTYLE 28:\nPIN 1. SW_TO_GND\n2. DASIC_OFF3. DASIC_SW_DET4. GND\n5. V_MON\n6. VBULK7. VBULK8. VIN\nSTYLE 29:\nPIN 1. BASE, DIE #1\n2. EMITTER, #13. BASE, #24. EMITTER, #2\n5. COLLECTOR, #2\n6. COLLECTOR, #27. COLLECTOR, #18. COLLECTOR, #1STYLE 30:\nPIN 1. DRAIN 1\n2. DRAIN 13. GATE 24. SOURCE 2\n5. SOURCE 1/DRAIN 2\n6. SOURCE 1/DRAIN 27. SOURCE 1/DRAIN 28. GATE 1\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SOIC−8 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nMicro8\nCASE 846A −02\nISSUE K\nDATE 16 JUL 2020SCALE 2:1\nSTYLE 1:\nPIN 1. SOURCE\n 2. SOURCE 3. SOURCE\n 4. GATE\n 5. DRAIN 6. DRAIN 7. DRAIN\n 8. DRAINSTYLE 2:\nPIN 1. SOURCE 1\n 2. GATE 1 3. SOURCE 2\n 4. GATE 2\n 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1\n 8. DRAIN 1STYLE 3:\nPIN 1. N-SOURCE\n 2. N-GATE 3. P-SOURCE\n 4. P-GATE\n 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN\n 8. N-DRAINGENERIC\nMARKING DIAGRAM*\nXXXX = Specific Device Code\nA = Assembly Location\nY = YearW = Work Week\n/C0071 = Pb−Free PackageXXXX\nAYW /C0071\n/C0071\n18\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.(Note: Microdot may be in either location)MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB14087C DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 MICRO8\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nonsemi ,  , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC  dba “ onsemi ” or its af filiates\nand/or subsidiaries in the United States and/or other countries. onsemi  owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.\nA listing of onsemi ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent −Marking.pdf . onsemi  reserves the right to make changes at any time to any\nproducts or information herein, without notice. The information herein is provided “as −is” and onsemi  makes no warranty, representation or guarantee regarding the accuracy of the\ninformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does  onsemi  assume any liability arising out of the application or use\nof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. Buyer is responsible for its products\nand applications using onsemi  products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or a pplications information\nprovided by onsemi . “Typical” parameters which may be provided in onsemi  data sheets and/or specifications can and do vary in different applications and actual performance may\nvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s te chnical experts. onsemi  does not convey any license\nunder any of its intellectual property rights nor the rights of others. onsemi  products are not designed, intended, or authorized for use as a critical component in life support systems\nor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any de vices intended for implantation in the human body. Should\nBuyer purchase or use onsemi  products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi  and its of ficers, employees, subsidiaries, affiliates,\nand distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death\nassociated with such unintended or unauthorized use, even if such claim alleges that onsemi  was negligent regarding the design or manufacture of the part. onsemi  is an Equal\nOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in a ny manner.\nPUBLICATION ORDERING INFORMATION\nTECHNICAL SUPPORT\nNorth American Technical Support:\nVoice Mail: 1 800 −282−9855 Toll Free USA/Canada\nPhone: 011 421 33 790 2910LITERATURE FULFILLMENT :\nEmail Requests to:  orderlit@onsemi.com\nonsemi Website:  www.onsemi.comEurope, Middle East and Africa Technical Support:\nPhone: 00421 33 790 2910\nFor additional information, please contact your local Sales Representative\n◊\n'}]
!==============================================================================!
### Component Summary: NLSV2T244MUTAG

**Description:**
The NLSV2T244 is a 2-bit dual-supply non-inverting level translator designed to facilitate voltage level shifting between two different power supply rails. It allows for configurable voltage translation from input ports (A_n) to output ports (B_n), making it suitable for applications requiring communication between devices operating at different voltage levels.

**Key Specifications:**

- **Voltage Ratings:**
  - V_CCA (Input Supply Voltage): 0.9 V to 4.5 V
  - V_CCB (Output Supply Voltage): 0.9 V to 4.5 V
  - Maximum DC Supply Voltage: -0.5 V to +5.5 V

- **Current Ratings:**
  - DC Output Source/Sink Current: ±50 mA
  - DC Supply Current per Supply Pin: ±100 mA

- **Power Consumption:**
  - Quiescent Supply Current (I_CCA + I_CCB): < 2 μA (at V_CCA = V_CCB = 4.5 V)
  
- **Operating Temperature Range:**
  - -40 °C to +85 °C

- **Package Type:**
  - Available in UDFN8, SO-8, and Micro8 packages.

- **Special Features:**
  - Wide operating range for both V_CCA and V_CCB.
  - High-speed operation with balanced propagation delay.
  - Over-voltage tolerance protection up to 4.5 V.
  - Non-preferential V_CCA and V_CCB sequencing.
  - Outputs are in a 3-state condition until active V_CC is reached.
  - Power-off protection and outputs switch to 3-state with V_CCB at GND.
  - Pb-Free, Halogen Free/BFR Free, and RoHS compliant.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (per JEDEC J-STD-020E)

**Typical Applications:**
The NLSV2T244 is commonly used in:
- Mobile phones
- Personal Digital Assistants (PDAs)
- Other portable devices that require level shifting between different voltage domains, enabling communication between components operating at different voltage levels.

This component is particularly useful in mixed-voltage systems where devices with different supply voltages need to communicate without damaging each other.