
*** Running vivado
    with args -log rp_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_top.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rp_top.tcl -notrace
Command: synth_design -top rp_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 891.336 ; gain = 236.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_top' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:17]
	Parameter DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:27' bound to instance 'ce_gen_1' of component 'ce_gen' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 434 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (1#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:27' bound to instance 'ce_gen_2' of component 'ce_gen' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ce_gen__parameterized1' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen__parameterized1' (1#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/ce_gen.vhd:42]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'btn_in' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:49]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:34' bound to instance 'sync_reg_i' of component 'sync_reg' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (2#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/sync_reg.vhd:42]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/debouncer.vhd:34' bound to instance 'debouncer_i' of component 'debouncer' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:93]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/debouncer.vhd:46]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/debouncer.vhd:46]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/edge_detector.vhd:34' bound to instance 'edge_detector_i' of component 'edge_detector' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:104]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/edge_detector.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/edge_detector.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (5#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:49]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:99]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:99]
	Parameter DEB_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/btn_in.vhd:34' bound to instance 'btn_in_inst' of component 'btn_in' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:99]
INFO: [Synth 8-3491] module 'UART_Tx_block' declared at 'D:/Documents/xsvobo1q/PLD/cv7/SOURCES/UART_Tx_block.vhd:6' bound to instance 'UART_Tx_block_i' of component 'UART_Tx_block' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'UART_Tx_block' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/UART_Tx_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'UART_Tx_block' (6#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/UART_Tx_block.vhd:17]
WARNING: [Synth 8-3848] Net disp_seg_o in module/entity rp_top does not have driver. [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:11]
WARNING: [Synth 8-3848] Net disp_dig_o in module/entity rp_top does not have driver. [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rp_top' (7#1) [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.vhd:17]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 964.820 ; gain = 309.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 964.820 ; gain = 309.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 964.820 ; gain = 309.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 964.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.xdc]
Finished Parsing XDC File [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/rp_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1066.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'UART_Tx_busy_sig_reg' into 'UART_Tx_busy_reg' [D:/Documents/xsvobo1q/PLD/cv7/SOURCES/UART_Tx_block.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ce_gen__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module UART_Tx_block 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_seg_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port disp_dig_o[0]
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_data_reg_reg[9]' (FDE) to 'UART_Tx_block_i/UART_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_data_reg_reg[8]' (FDE) to 'UART_Tx_block_i/UART_data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_data_reg_reg[6]' (FDE) to 'UART_Tx_block_i/UART_data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_Tx_block_i/UART_data_reg_reg[5]' (FDE) to 'UART_Tx_block_i/UART_data_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_Tx_block_i/UART_data_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1066.754 ; gain = 411.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1073.777 ; gain = 418.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |    19|
|7     |LUT5   |     8|
|8     |LUT6   |    13|
|9     |FDRE   |   111|
|10    |FDSE   |     1|
|11    |IBUF   |     9|
|12    |OBUF   |     2|
|13    |OBUFT  |    20|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   217|
|2     |  UART_Tx_block_i             |UART_Tx_block          |    64|
|3     |  ce_gen_1                    |ce_gen                 |    25|
|4     |  ce_gen_2                    |ce_gen__parameterized1 |    31|
|5     |  \gen_btn_in[0].btn_in_inst  |btn_in                 |    59|
|6     |    debouncer_i               |debouncer              |    54|
|7     |    edge_detector_i           |edge_detector          |     3|
|8     |    sync_reg_i                |sync_reg_5             |     2|
|9     |  \gen_btn_in[1].btn_in_inst  |btn_in_0               |     2|
|10    |    sync_reg_i                |sync_reg_4             |     2|
|11    |  \gen_btn_in[2].btn_in_inst  |btn_in_1               |     2|
|12    |    sync_reg_i                |sync_reg_3             |     2|
|13    |  \gen_btn_in[3].btn_in_inst  |btn_in_2               |     2|
|14    |    sync_reg_i                |sync_reg               |     2|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1079.555 ; gain = 322.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.555 ; gain = 424.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1091.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1094.844 ; gain = 736.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/xsvobo1q/PLD/cv7/UART_cv7/UART_cv7.runs/synth_1/rp_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rp_top_utilization_synth.rpt -pb rp_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 10:15:28 2022...
