// Seed: 3282567991
module module_0 #(
    parameter id_13 = 32'd59
) (
    input tri1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wire id_3,
    input uwire id_4,
    output wor id_5,
    output wire id_6,
    input tri id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    output uwire id_11,
    output tri1 id_12,
    input wire _id_13,
    input supply1 id_14
);
  wire [id_13 : -1] id_16;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd17,
    parameter id_1  = 32'd17,
    parameter id_14 = 32'd96,
    parameter id_17 = 32'd24,
    parameter id_3  = 32'd43,
    parameter id_4  = 32'd70
) (
    input uwire _id_0,
    output tri _id_1,
    input wor id_2,
    input tri0 _id_3,
    input supply1 _id_4,
    output tri0 id_5
    , id_7
);
  tri [-1 'b0 : id_4  ==  id_0] id_8;
  localparam time id_9 = $unsigned(81);
  ;
  logic id_10;
  ;
  localparam id_11 = id_9[id_3==1'b0];
  logic [7:0] id_12;
  logic id_13;
  ;
  logic [1 : id_0  ^  id_0] _id_14;
  logic id_15;
  assign id_13 = -1;
  assign id_8  = 1;
  logic [id_1 : -1] id_16;
  parameter id_17 = 1;
  assign id_12[1] = 1;
  tri0 id_18 = 1;
  wire [id_14 : 1] id_19;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_5,
      id_17,
      id_2
  );
  wire id_20;
  logic [7:0][-1 : -1] id_21;
  assign id_21[1'b0] = 1;
  defparam id_17.id_17 = -1;
endmodule
