--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise x:\xw\8612\xilinx_test\hdsdgen_x9\hdsd_gen.ise
-intstyle ise -e 3 -l 3 -s 11 -xml smpte_292 smpte_292.ncd -o smpte_292.twr
smpte_292.pcf


Design file:              smpte_292.ncd
Physical constraint file: smpte_292.pcf
Device,speed:             xc4vfx20,-11 (ADVANCED 1.54 2005-05-25, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock txclk
----------------+------------+------------+------------------+--------+
                |  Setup to  |  Hold to   |                  |  Clock |
Source          | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
----------------+------------+------------+------------------+--------+
trs_filt_lower10|    3.400(R)|   -1.450(R)|txclk_BUFGP       |   0.000|
                |    3.400(F)|   -1.450(F)|txclk_BUFGP       |   0.000|
trs_filt_upper10|    3.379(R)|   -1.426(R)|txclk_BUFGP       |   0.000|
tx_bypass       |    3.570(R)|   -1.666(R)|txclk_BUFGP       |   0.000|
tx_reset        |    3.570(R)|   -1.663(R)|txclk_BUFGP       |   0.000|
tx_ten_twenty   |    3.495(R)|   -1.551(R)|txclk_BUFGP       |   0.000|
txdata_in<0>    |    3.581(R)|   -1.675(R)|txclk_BUFGP       |   0.000|
                |    3.581(F)|   -1.675(F)|txclk_BUFGP       |   0.000|
txdata_in<10>   |    3.562(R)|   -1.658(R)|txclk_BUFGP       |   0.000|
txdata_in<11>   |    3.469(R)|   -1.530(R)|txclk_BUFGP       |   0.000|
txdata_in<12>   |    3.456(R)|   -1.520(R)|txclk_BUFGP       |   0.000|
txdata_in<13>   |    3.458(R)|   -1.524(R)|txclk_BUFGP       |   0.000|
txdata_in<14>   |    3.480(R)|   -1.540(R)|txclk_BUFGP       |   0.000|
txdata_in<15>   |    3.477(R)|   -1.536(R)|txclk_BUFGP       |   0.000|
txdata_in<16>   |    3.454(R)|   -1.519(R)|txclk_BUFGP       |   0.000|
txdata_in<17>   |    3.462(R)|   -1.524(R)|txclk_BUFGP       |   0.000|
txdata_in<18>   |    3.477(R)|   -1.537(R)|txclk_BUFGP       |   0.000|
txdata_in<19>   |    3.472(R)|   -1.533(R)|txclk_BUFGP       |   0.000|
txdata_in<1>    |    3.492(R)|   -1.550(R)|txclk_BUFGP       |   0.000|
                |    3.492(F)|   -1.550(F)|txclk_BUFGP       |   0.000|
txdata_in<2>    |    3.573(R)|   -1.668(R)|txclk_BUFGP       |   0.000|
                |    3.573(F)|   -1.668(F)|txclk_BUFGP       |   0.000|
txdata_in<3>    |    3.578(R)|   -1.674(R)|txclk_BUFGP       |   0.000|
                |    3.578(F)|   -1.674(F)|txclk_BUFGP       |   0.000|
txdata_in<4>    |    3.591(R)|   -1.685(R)|txclk_BUFGP       |   0.000|
                |    3.591(F)|   -1.685(F)|txclk_BUFGP       |   0.000|
txdata_in<5>    |    3.565(R)|   -1.663(R)|txclk_BUFGP       |   0.000|
                |    3.565(F)|   -1.663(F)|txclk_BUFGP       |   0.000|
txdata_in<6>    |    3.594(R)|   -1.687(R)|txclk_BUFGP       |   0.000|
                |    3.594(F)|   -1.687(F)|txclk_BUFGP       |   0.000|
txdata_in<7>    |    3.573(R)|   -1.670(R)|txclk_BUFGP       |   0.000|
                |    3.573(F)|   -1.670(F)|txclk_BUFGP       |   0.000|
txdata_in<8>    |    3.585(R)|   -1.681(R)|txclk_BUFGP       |   0.000|
                |    3.585(F)|   -1.681(F)|txclk_BUFGP       |   0.000|
txdata_in<9>    |    3.588(R)|   -1.684(R)|txclk_BUFGP       |   0.000|
                |    3.588(F)|   -1.684(F)|txclk_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Clock txclk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
trs_det      |   10.390(R)|txclk_BUFGP       |   0.000|
             |   10.172(F)|txclk_BUFGP       |   0.000|
txdata_out<0>|   10.990(R)|txclk_BUFGP       |   0.000|
             |   11.052(F)|txclk_BUFGP       |   0.000|
txdata_out<1>|    9.965(R)|txclk_BUFGP       |   0.000|
             |   10.259(F)|txclk_BUFGP       |   0.000|
txdata_out<2>|   10.008(R)|txclk_BUFGP       |   0.000|
             |   10.018(F)|txclk_BUFGP       |   0.000|
txdata_out<3>|   10.160(R)|txclk_BUFGP       |   0.000|
             |   10.281(F)|txclk_BUFGP       |   0.000|
txdata_out<4>|   10.389(R)|txclk_BUFGP       |   0.000|
             |   10.059(F)|txclk_BUFGP       |   0.000|
txdata_out<5>|   10.207(R)|txclk_BUFGP       |   0.000|
             |   10.044(F)|txclk_BUFGP       |   0.000|
txdata_out<6>|   10.381(R)|txclk_BUFGP       |   0.000|
             |   10.291(F)|txclk_BUFGP       |   0.000|
txdata_out<7>|    9.974(R)|txclk_BUFGP       |   0.000|
             |   10.004(F)|txclk_BUFGP       |   0.000|
txdata_out<8>|   10.290(R)|txclk_BUFGP       |   0.000|
             |   10.290(F)|txclk_BUFGP       |   0.000|
txdata_out<9>|   10.478(R)|txclk_BUFGP       |   0.000|
             |   10.465(F)|txclk_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock txclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
txclk          |    5.578|    1.939|    2.064|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
tx_oe          |trs_det        |    6.873|
tx_oe          |txdata_out<0>  |    6.890|
tx_oe          |txdata_out<1>  |    7.437|
tx_oe          |txdata_out<2>  |    7.578|
tx_oe          |txdata_out<3>  |    7.093|
tx_oe          |txdata_out<4>  |    7.014|
tx_oe          |txdata_out<5>  |    7.954|
tx_oe          |txdata_out<6>  |    8.006|
tx_oe          |txdata_out<7>  |    7.769|
tx_oe          |txdata_out<8>  |    7.782|
tx_oe          |txdata_out<9>  |    7.953|
txclk          |trs_det        |    9.595|
txclk          |txdata_out<0>  |    9.736|
txclk          |txdata_out<1>  |    9.703|
txclk          |txdata_out<2>  |    9.829|
txclk          |txdata_out<3>  |    9.806|
txclk          |txdata_out<4>  |    9.869|
txclk          |txdata_out<5>  |    9.552|
txclk          |txdata_out<6>  |    9.874|
txclk          |txdata_out<7>  |    9.429|
txclk          |txdata_out<8>  |    9.657|
txclk          |txdata_out<9>  |   10.210|
---------------+---------------+---------+

Analysis completed Wed Aug 24 16:28:28 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 162 MB
