

================================================================
== Synthesis Summary Report of 'max_pool'
================================================================
+ General Information: 
    * Date:           Sun May  4 07:46:28 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        max_pool
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                                    Modules                                   | Issue|      | Latency | Latency| Iteration|         | Trip |          |          |          |            |            |     |
    |                                    & Loops                                   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ max_pool                                                                    |     -|  0.01|        -|       -|         -|        -|     -|        no|  13 (~0%)|  32 (~0%)|  3348 (~0%)|  5235 (~0%)|    -|
    | o VITIS_LOOP_49_1_VITIS_LOOP_54_2_VITIS_LOOP_60_3                            |     -|  3.65|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |  + max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6         |     -|  0.11|        -|       -|         -|        -|     -|        no|         -|         -|   326 (~0%)|   855 (~0%)|    -|
    |   o VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6                          |     -|  3.65|        -|       -|         3|        1|     -|       yes|         -|         -|           -|           -|    -|
    |  + maxpool_kernel                                                            |     -|  0.01|        -|       -|         -|        -|     -|        no|         -|   3 (~0%)|   520 (~0%)|   964 (~0%)|    -|
    |   + maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3  |     -|  0.01|        -|       -|         -|        -|     -|        no|         -|         -|   354 (~0%)|   898 (~0%)|    -|
    |    o VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3                         |     -|  3.65|        -|       -|         4|        1|     -|       yes|         -|         -|           -|           -|    -|
    |  + max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9         |     -|  0.50|        -|       -|         -|        -|     -|        no|         -|         -|   360 (~0%)|   906 (~0%)|    -|
    |   o VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9                          |     -|  3.65|        -|       -|         3|        1|     -|       yes|         -|         -|           -|           -|    -|
    +------------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 22       |
| input_r_q0        | 16       |
| output_r_address0 | 22       |
| output_r_d0       | 16       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| C         | ap_none | 32       |
| H_IN      | ap_none | 32       |
| H_OUT     | ap_none | 32       |
| W_IN      | ap_none | 32       |
| W_OUT     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| C        | in        | int                                  |
| H_IN     | in        | int                                  |
| W_IN     | in        | int                                  |
| input    | in        | ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>* |
| H_OUT    | in        | int                                  |
| W_OUT    | in        | int                                  |
| output   | out       | ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| C        | C                 | port    |          |
| H_IN     | H_IN              | port    |          |
| W_IN     | W_IN              | port    |          |
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| H_OUT    | H_OUT             | port    |          |
| W_OUT    | W_OUT             | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                                        | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + max_pool                                                                  | 32  |        |              |     |        |         |
|   add_ln4_fu_372_p2                                                         | -   |        | add_ln4      | add | fabric | 0       |
|   sub_ln4_fu_386_p2                                                         | -   |        | sub_ln4      | sub | fabric | 0       |
|   sub_ln4_1_fu_406_p2                                                       | -   |        | sub_ln4_1    | sub | fabric | 0       |
|   add_ln4_1_fu_207_p2                                                       | -   |        | add_ln4_1    | add | fabric | 0       |
|   sub_ln4_2_fu_221_p2                                                       | -   |        | sub_ln4_2    | sub | fabric | 0       |
|   sub_ln4_3_fu_241_p2                                                       | -   |        | sub_ln4_3    | sub | fabric | 0       |
|   add_ln4_2_fu_269_p2                                                       | -   |        | add_ln4_2    | add | fabric | 0       |
|   sub_ln4_4_fu_283_p2                                                       | -   |        | sub_ln4_4    | sub | fabric | 0       |
|   sub_ln4_5_fu_303_p2                                                       | -   |        | sub_ln4_5    | sub | fabric | 0       |
|   mul_30ns_30ns_60_1_1_U33                                                  | 3   |        | mul_ln35     | mul | auto   | 0       |
|   mul_29ns_60ns_89_2_1_U34                                                  | 6   |        | mul_ln35_1   | mul | auto   | 1       |
|   sub_ln51_fu_502_p2                                                        | -   |        | sub_ln51     | sub | fabric | 0       |
|   sub_ln56_fu_559_p2                                                        | -   |        | sub_ln56     | sub | fabric | 0       |
|   add_ln49_1_fu_618_p2                                                      | -   |        | add_ln49_1   | add | fabric | 0       |
|   add_ln49_fu_627_p2                                                        | -   |        | add_ln49     | add | fabric | 0       |
|   sub_ln51_1_fu_658_p2                                                      | -   |        | sub_ln51_1   | sub | fabric | 0       |
|   add_ln54_fu_772_p2                                                        | -   |        | add_ln54     | add | fabric | 0       |
|   sub_ln56_1_fu_816_p2                                                      | -   |        | sub_ln56_1   | sub | fabric | 0       |
|   sub_ln62_fu_898_p2                                                        | -   |        | sub_ln62     | sub | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U35                                                  | 3   |        | mul_ln60     | mul | auto   | 0       |
|   mul_32ns_64ns_96_2_1_U36                                                  | 7   |        | mul_ln60_1   | mul | auto   | 1       |
|   mul_32ns_32ns_64_1_1_U37                                                  | 3   |        | mul_ln72     | mul | auto   | 0       |
|   mul_32ns_64ns_96_2_1_U38                                                  | 7   |        | mul_ln72_1   | mul | auto   | 1       |
|   add_ln60_fu_935_p2                                                        | -   |        | add_ln60     | add | fabric | 0       |
|   add_ln54_1_fu_714_p2                                                      | -   |        | add_ln54_1   | add | fabric | 0       |
|  + max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6        | 0   |        |              |     |        |         |
|    empty_fu_217_p2                                                          | -   |        | empty        | add | fabric | 0       |
|    add_ln72_2_fu_236_p2                                                     | -   |        | add_ln72_2   | add | fabric | 0       |
|    add_ln72_fu_248_p2                                                       | -   |        | add_ln72     | add | fabric | 0       |
|    add_ln72_1_fu_299_p2                                                     | -   |        | add_ln72_1   | add | fabric | 0       |
|    sub_ln77_fu_328_p2                                                       | -   |        | sub_ln77     | sub | fabric | 0       |
|    add_ln73_fu_341_p2                                                       | -   |        | add_ln73     | add | fabric | 0       |
|    add_ln77_1_fu_367_p2                                                     | -   |        | add_ln77_1   | add | fabric | 0       |
|    p_mid13_fu_377_p2                                                        | -   |        | p_mid13      | add | fabric | 0       |
|    add_ln77_2_fu_456_p2                                                     | -   |        | add_ln77_2   | add | fabric | 0       |
|    sub_ln77_1_fu_486_p2                                                     | -   |        | sub_ln77_1   | sub | fabric | 0       |
|    add_ln77_3_fu_492_p2                                                     | -   |        | add_ln77_3   | add | fabric | 0       |
|    add_ln74_fu_386_p2                                                       | -   |        | add_ln74     | add | fabric | 0       |
|    add_ln73_1_fu_392_p2                                                     | -   |        | add_ln73_1   | add | fabric | 0       |
|  + maxpool_kernel                                                           | 3   |        |              |     |        |         |
|    mul_32ns_32ns_64_1_1_U16                                                 | 3   |        | mul_ln9      | mul | auto   | 0       |
|   + maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3 | 0   |        |              |     |        |         |
|     add_ln15_1_fu_250_p2                                                    | -   |        | add_ln15_1   | add | fabric | 0       |
|     add_ln15_fu_262_p2                                                      | -   |        | add_ln15     | add | fabric | 0       |
|     add_ln16_fu_340_p2                                                      | -   |        | add_ln16     | add | fabric | 0       |
|     add_ln29_fu_366_p2                                                      | -   |        | add_ln29     | add | fabric | 0       |
|     add_ln19_fu_400_p2                                                      | -   |        | add_ln19     | add | fabric | 0       |
|     add_ln1649_fu_436_p2                                                    | -   |        | add_ln1649   | add | fabric | 0       |
|     add_ln29_1_fu_544_p2                                                    | -   |        | add_ln29_1   | add | fabric | 0       |
|     add_ln19_1_fu_462_p2                                                    | -   |        | add_ln19_1   | add | fabric | 0       |
|     add_ln1649_1_fu_468_p2                                                  | -   |        | add_ln1649_1 | add | fabric | 0       |
|     add_ln1649_2_fu_480_p2                                                  | -   |        | add_ln1649_2 | add | fabric | 0       |
|     add_ln1649_3_fu_486_p2                                                  | -   |        | add_ln1649_3 | add | fabric | 0       |
|     add_ln17_fu_492_p2                                                      | -   |        | add_ln17     | add | fabric | 0       |
|     add_ln16_1_fu_498_p2                                                    | -   |        | add_ln16_1   | add | fabric | 0       |
|  + max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9        | 0   |        |              |     |        |         |
|    empty_fu_213_p2                                                          | -   |        | empty        | add | fabric | 0       |
|    add_ln86_2_fu_232_p2                                                     | -   |        | add_ln86_2   | add | fabric | 0       |
|    add_ln86_fu_244_p2                                                       | -   |        | add_ln86     | add | fabric | 0       |
|    add_ln86_1_fu_295_p2                                                     | -   |        | add_ln86_1   | add | fabric | 0       |
|    sub_ln89_fu_324_p2                                                       | -   |        | sub_ln89     | sub | fabric | 0       |
|    add_ln87_fu_337_p2                                                       | -   |        | add_ln87     | add | fabric | 0       |
|    add_ln89_1_fu_363_p2                                                     | -   |        | add_ln89_1   | add | fabric | 0       |
|    p_mid144_fu_373_p2                                                       | -   |        | p_mid144     | add | fabric | 0       |
|    add_ln89_2_fu_456_p2                                                     | -   |        | add_ln89_2   | add | fabric | 0       |
|    sub_ln89_1_fu_486_p2                                                     | -   |        | sub_ln89_1   | sub | fabric | 0       |
|    add_ln89_3_fu_492_p2                                                     | -   |        | add_ln89_3   | add | fabric | 0       |
|    add_ln88_fu_386_p2                                                       | -   |        | add_ln88     | add | fabric | 0       |
|    add_ln87_1_fu_392_p2                                                     | -   |        | add_ln87_1   | add | fabric | 0       |
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+--------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+------------------+------+------+--------+--------------+---------+------+---------+
| + max_pool       | 13   | 0    |        |              |         |      |         |
|   localInput_V_U | 4    | -    |        | localInput_V | rom_np  | auto | 1       |
|   localOutput_U  | 1    | -    |        | localOutput  | ram_1p  | auto | 1       |
+------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+----------------------------------------+
| Type   | Options | Location                               |
+--------+---------+----------------------------------------+
| inline | off     | max_pool_fast.cpp:14 in maxpool_kernel |
| inline | off     | max_pool_fast.cpp:42 in max_pool       |
+--------+---------+----------------------------------------+


