global coverage_group 0 lvc_apb_pkg::lvc_apb_master_monitor::lvc_apb_master_cov_trans __coverage_lvc_apb_master_monitor.lvc_apb_master_cov_trans unused_lvc_apb_master_monitor_lvc_apb_master_cov_trans_loop_label lvc_apb_pkg 0 1 0 0 0  ( 0 
)
 1 7
 90 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../agents/lvc_apb3/lvc_apb_master_monitor.svh
 89 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../agents/lvc_apb3/lvc_apb_slave_monitor.svh
 88 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../agents/lvc_i2c/lvc_i2c_master_monitor.sv
 87 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../agents/lvc_i2c/lvc_i2c_slave_monitor.sv
 66 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../reg/ral_rkv_i2c.sv
 66 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../cov/rkv_i2c_cgm.sv
 77 /home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../agents/lvc_apb3/lvc_apb_if.sv
 66 0 0 0 1 0 0 0 0  1
0
26 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

0
0
0
0
end_coverage_group
global coverage_group 0 lvc_apb_pkg::lvc_apb_slave_monitor::lvc_apb_slave_cov_trans __coverage_lvc_apb_slave_monitor.lvc_apb_slave_cov_trans unused_lvc_apb_slave_monitor_lvc_apb_slave_cov_trans_loop_label lvc_apb_pkg 0 1 0 0 0  ( 0 
)
 0 68 1 0 0 1 0 0 0 0  1
0
26 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

0
0
0
0
end_coverage_group
global coverage_group 0 lvc_i2c_pkg::lvc_i2c_master_monitor::lvc_i2c_master_cov_trans __coverage_lvc_i2c_master_monitor.lvc_i2c_master_cov_trans unused_lvc_i2c_master_monitor_lvc_i2c_master_cov_trans_loop_label lvc_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 94 2 0 0 1 0 0 0 0  1
0
26 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

0
0
0
0
end_coverage_group
global coverage_group 0 lvc_i2c_pkg::lvc_i2c_slave_monitor::lvc_i2c_slave_cov_trans __coverage_lvc_i2c_slave_monitor.lvc_i2c_slave_cov_trans unused_lvc_i2c_slave_monitor_lvc_i2c_slave_cov_trans_loop_label lvc_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 93 3 0 0 1 0 0 0 0  1
0
26 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

0
0
0
0
end_coverage_group
global coverage_group 0 rkv_i2c_pkg::ral_block_rkv_i2c::cg_addr __coverage_ral_block_rkv_i2c.cg_addr unused_ral_block_rkv_i2c_cg_addr_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 1592 4 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_2c
 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_2b
0
0
0
64
0
 1
 4 name 0 0 0 0

42
0
0
0
 6 IC_CON 1596 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1597 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_0 0 0 0 0 0 0 0

 6 IC_TAR 1601 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1602 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_2 0 0 0 0 0 0 0

 6 IC_SAR 1606 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1607 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_3 0 0 0 0 0 0 0

 11 IC_HS_MADDR 1611 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1612 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_4 0 0 0 0 0 0 0

 11 IC_DATA_CMD 1616 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1617 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_5 0 0 0 0 0 0 0

 14 IC_SS_SCL_HCNT 1621 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1622 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_6 0 0 0 0 0 0 0

 14 IC_SS_SCL_LCNT 1626 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1627 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_7 0 0 0 0 0 0 0

 14 IC_FS_SCL_HCNT 1631 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1632 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_8 0 0 0 0 0 0 0

 14 IC_FS_SCL_LCNT 1636 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1637 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_9 0 0 0 0 0 0 0

 14 IC_HS_SCL_HCNT 1641 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1642 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_a 0 0 0 0 0 0 0

 14 IC_HS_SCL_LCNT 1646 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1647 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_b 0 0 0 0 0 0 0

 12 IC_INTR_STAT 1651 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1652 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_c 0 0 0 0 0 0 0

 12 IC_INTR_MASK 1656 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1657 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_d 0 0 0 0 0 0 0

 16 IC_RAW_INTR_STAT 1661 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1662 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_e 0 0 0 0 0 0 0

 8 IC_RX_TL 1666 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1667 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_f 0 0 0 0 0 0 0

 8 IC_TX_TL 1671 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1672 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_10 0 0 0 0 0 0 0

 11 IC_CLR_INTR 1676 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1677 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_11 0 0 0 0 0 0 0

 15 IC_CLR_RX_UNDER 1681 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1682 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_12 0 0 0 0 0 0 0

 14 IC_CLR_RX_OVER 1686 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1687 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_13 0 0 0 0 0 0 0

 14 IC_CLR_TX_OVER 1691 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1692 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_14 0 0 0 0 0 0 0

 13 IC_CLR_RD_REQ 1696 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1697 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_15 0 0 0 0 0 0 0

 14 IC_CLR_TX_ABRT 1701 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1702 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_16 0 0 0 0 0 0 0

 14 IC_CLR_RX_DONE 1706 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1707 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_17 0 0 0 0 0 0 0

 15 IC_CLR_ACTIVITY 1711 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1712 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_18 0 0 0 0 0 0 0

 15 IC_CLR_STOP_DET 1716 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1717 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_19 0 0 0 0 0 0 0

 16 IC_CLR_START_DET 1721 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1722 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1a 0 0 0 0 0 0 0

 15 IC_CLR_GEN_CALL 1726 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1727 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1b 0 0 0 0 0 0 0

 9 IC_ENABLE 1731 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1732 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1c 0 0 0 0 0 0 0

 9 IC_STATUS 1736 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1737 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1d 0 0 0 0 0 0 0

 8 IC_TXFLR 1741 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1742 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1e 0 0 0 0 0 0 0

 8 IC_RXFLR 1746 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1747 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1f 0 0 0 0 0 0 0

 11 IC_SDA_HOLD 1751 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1752 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_20 0 0 0 0 0 0 0

 17 IC_TX_ABRT_SOURCE 1756 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1757 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_21 0 0 0 0 0 0 0

 12 IC_SDA_SETUP 1761 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1762 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_22 0 0 0 0 0 0 0

 19 IC_ACK_GENERAL_CALL 1766 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1767 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_23 0 0 0 0 0 0 0

 16 IC_ENABLE_STATUS 1771 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1772 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_24 0 0 0 0 0 0 0

 12 IC_FS_SPKLEN 1776 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1777 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_25 0 0 0 0 0 0 0

 12 IC_HS_SPKLEN 1781 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1782 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_26 0 0 0 0 0 0 0

 15 REG_TIMEOUT_RST 1786 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1787 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_27 0 0 0 0 0 0 0

 15 IC_COMP_PARAM_1 1791 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1792 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_28 0 0 0 0 0 0 0

 15 IC_COMP_VERSION 1796 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1797 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_29 0 0 0 0 0 0 0

 12 IC_COMP_TYPE 1801 4 0 0 0 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 59 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 64 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 61 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_1
 0
 0
 0
 0
 1 1 1 0 0 1 1 8 accessed 1802 4 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 ral_block_rkv_i2c::rkv_i2c_pkg_ral_block_rkv_i2c_cg_addr_fn_2a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::target_address_and_slave_address_cg __coverage_rkv_i2c_cgm.target_address_and_slave_address_cg unused_rkv_i2c_cgm_target_address_and_slave_address_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 27 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_7
 0
0
0
0
64
0
 0

4
0
0
0
 10 TAR_BITS10 29 5 0 0 0 75 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn 75 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn 0 0 0 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 1 1 1 6 range1 30 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 range2 31 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_2 0 0 0 0 0 0 0

 9 TAR_BITS7 33 5 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_3 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_3 0 0 0 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 7 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 1 1 1 6 range1 34 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 range2 35 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_4 0 0 0 0 0 0 0

 10 SAR_BITS10 37 5 0 0 0 75 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn 75 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn 0 0 0 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_5 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 1 1 1 6 range1 38 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 range2 39 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_2 0 0 0 0 0 0 0

 9 SAR_BITS7 41 5 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_3 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_3 0 0 0 0 0 0 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_5 0 0 0 -1 0 0 -1 0 0 0 2 7 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 1 1 1 6 range1 42 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 range2 43 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_target_address_and_slave_address_cg_fn_6 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::speed_modes_cg __coverage_rkv_i2c_cgm.speed_modes_cg unused_rkv_i2c_cgm_speed_modes_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 50 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_14
 0
0
0
0
64
0
 0

7
0
0
0
 5 SPEED 52 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 8 standard 53 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 fast 54 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_2 0 0 0 0 0 0 0
 1 1 0 0 1 1 10 hign_speed 55 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_3 0 0 0 0 0 0 0

 11 SS_SCL_HCNT 57 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_4 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 58 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_6 0 0 0 0 0
 1 1 0 0 1 1 3 max 59 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_7 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_8 0 0 0 0 0

 11 SS_SCL_LCNT 61 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 62 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_6 0 0 0 0 0
 1 1 0 0 1 1 3 max 63 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_7 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_8 0 0 0 0 0

 11 FS_SCL_HCNT 67 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_a 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 68 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_b 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_c 0 0 0 0 0
 1 1 0 0 1 1 3 max 69 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_6 0 0 0 0 0

 11 FS_SCL_LCNT 71 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_d 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 72 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_b 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_c 0 0 0 0 0
 1 1 0 0 1 1 3 max 73 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_6 0 0 0 0 0

 11 HS_SCL_HCNT 77 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_e 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 78 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_f 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_10 0 0 0 0 0
 1 1 0 0 1 1 3 max 79 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_11 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_12 0 0 0 0 0

 11 HS_SCL_LCNT 81 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn 0 0 0 0 0 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_13 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 min 82 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_f 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_10 0 0 0 0 0
 1 1 0 0 1 1 3 max 83 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_11 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_speed_modes_cg_fn_12 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::bits7_or_bits10_addressing_cg __coverage_rkv_i2c_cgm.bits7_or_bits10_addressing_cg unused_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 89 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_fn_2
 0
0
0
0
64
0
 0

1
0
0
0
 7 ADDRMOD 91 5 0 0 0 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_fn 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 5 bits7 92 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 bits10 93 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_bits7_or_bits10_addressing_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::restart_condition_cg __coverage_rkv_i2c_cgm.restart_condition_cg unused_rkv_i2c_cgm_restart_condition_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 100 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 62 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_restart_condition_cg_fn_2
 0
0
0
0
64
0
 0

1
0
0
0
 10 RESTART_EN 102 5 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_restart_condition_cg_fn 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_restart_condition_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 enable 103 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_restart_condition_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 disabl 104 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 62 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_restart_condition_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::activity_cg __coverage_rkv_i2c_cgm.activity_cg unused_rkv_i2c_cgm_activity_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 109 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_3
 0
0
0
0
64
0
 0

2
0
0
0
 8 ACTIVITY 111 5 0 0 0 51 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn 51 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 112 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 idle 113 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_1 0 0 0 0 0 0 0

 12 MST_ACTIVITY 115 5 0 0 0 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_2 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 116 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 idle 117 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_activity_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::enabled_cg __coverage_rkv_i2c_cgm.enabled_cg unused_rkv_i2c_cgm_enabled_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 122 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_4
 0
0
0
0
64
0
 0

2
0
0
0
 9 IC_ENABLE 124 5 0 0 0 50 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn 50 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn 0 0 0 0 0 0 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 enable 125 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 disabl 126 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_2 0 0 0 0 0 0 0

 16 IC_ENABLE_STATUS 128 5 0 0 0 50 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn 50 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn 0 0 0 0 0 0 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_3 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 enable 129 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 disabl 130 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 52 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_enabled_cg_fn_2 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::tx_fifo_status_cg __coverage_rkv_i2c_cgm.tx_fifo_status_cg unused_rkv_i2c_cgm_tx_fifo_status_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 135 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_3
 0
0
0
0
64
0
 0

2
0
0
0
 3 TFE 137 5 0 0 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 5 empty 138 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 9 not_empty 139 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_1 0 0 0 0 0 0 0

 4 TFNF 141 5 0 0 0 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_2 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 8 not_full 142 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 full 143 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_tx_fifo_status_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::rx_fifo_status_cg __coverage_rkv_i2c_cgm.rx_fifo_status_cg unused_rkv_i2c_cgm_rx_fifo_status_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 148 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_3
 0
0
0
0
64
0
 0

2
0
0
0
 3 TFE 150 5 0 0 0 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn 57 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 full 151 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 not_full 152 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_1 0 0 0 0 0 0 0

 4 TFNF 154 5 0 0 0 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_2 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 9 not_empty 155 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 empty 156 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_rx_fifo_status_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::interrupt_status_cg __coverage_rkv_i2c_cgm.interrupt_status_cg unused_rkv_i2c_cgm_interrupt_status_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 161 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_f
 0
0
0
0
64
0
 0

14
0
0
0
 16 R_MASTER_ON_HOLD 166 5 0 0 0 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn 59 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 167 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 168 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 13 R_RESTART_DET 170 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_2 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 171 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 172 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 10 R_GEN_CALL 174 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_3 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 175 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 176 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 11 R_START_DET 178 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_4 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 179 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 180 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 10 R_STOP_DET 182 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_5 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 183 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 184 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 10 R_ACTIVITY 186 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_6 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 187 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 188 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 9 R_RX_DONE 190 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_7 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 191 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 192 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 9 R_TX_ABRT 194 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_8 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 195 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 196 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 8 R_RD_REQ 198 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_9 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 199 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 200 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 10 R_TX_EMPTY 202 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_a 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 203 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 204 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 9 R_TX_OVER 206 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_b 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 207 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 208 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 9 R_RX_FULL 210 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_c 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 211 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 212 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 9 R_RX_OVER 214 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_d 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 215 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 216 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

 10 R_RX_UNDER 218 5 0 0 0 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_e 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_e 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 active 219 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 inactive 220 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 61 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_status_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::interrupt_clear_cg __coverage_rkv_i2c_cgm.interrupt_clear_cg unused_rkv_i2c_cgm_interrupt_clear_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 225 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_c
 0
0
0
0
64
0
 0

11
0
0
0
 12 CLR_GEN_CALL 227 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 227 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 13 CLR_START_DET 228 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_2 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 228 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 12 CLR_STOP_DET 229 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_3 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 229 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 12 CLR_ACTIVITY 230 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_4 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 230 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 11 CLR_RX_DONE 231 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_5 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 231 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 11 CLR_TX_ABRT 232 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_6 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 232 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 10 CLR_RD_REQ 233 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_7 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 233 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 11 CLR_TX_OVER 234 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 234 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 11 CLR_RX_OVER 235 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 235 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 12 CLR_RX_UNDER 236 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_a 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 236 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

 8 CLR_INTR 237 5 0 0 0 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 58 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn 0 0 0 0 0 0 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_b 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 5 clear 237 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 60 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_clear_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::interrupt_hardware_outputs_cg __coverage_rkv_i2c_cgm.interrupt_hardware_outputs_cg unused_rkv_i2c_cgm_interrupt_hardware_outputs_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 240 5 0 0 1 0 0 0 0  1
0
26 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_c
 0
0
0
0
64
0
 1
 4 intr 2 12 0 0

12
0
0
0
 16 GEN_CALL_INTR_ID 242 5 0 0 0 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 242 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 16 RX_UNDER_INTR_ID 243 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 243 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 15 RX_OVER_INTR_ID 244 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_2 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 244 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 15 RX_FULL_INTR_ID 245 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_3 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 245 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 15 TX_OVER_INTR_ID 246 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_4 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 246 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 16 TX_EMPTY_INTR_ID 247 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_5 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 247 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 14 RD_REQ_INTR_ID 248 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_6 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 248 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 15 TX_ABRT_INTR_ID 249 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_7 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 249 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 15 RX_DONE_INTR_ID 250 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_8 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 250 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 16 ACTIVITY_INTR_ID 251 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_9 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 251 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 16 STOP_DET_INTR_ID 252 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_a 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 252 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

 17 START_DET_INTR_ID 253 5 0 0 0 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_b 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 1 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 4 intr 253 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_hardware_outputs_cg_fn_0 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::interrupt_tx_abort_sources_cg __coverage_rkv_i2c_cgm.interrupt_tx_abort_sources_cg unused_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 257 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 72 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_11
 0
0
0
0
64
0
 0

1
0
0
0
 17 INT_ABORT_SOURCES 259 5 0 0 0 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn 69 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 17 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 17 1 1 0 1 1 1 14 ABRT_USER_ABRT 260 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 1 1 1 15 ABRT_SLVRD_INTX 261 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_1 0 0 0 0 0 0 0
 1 1 0 1 1 1 16 ABRT_SLV_ARBLOST 262 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_2 0 0 0 0 0 0 0
 1 1 0 1 1 1 20 ABRT_SLVFLUSH_TXFIFO 263 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_3 0 0 0 0 0 0 0
 1 1 0 1 1 1 8 ARB_LOST 264 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 15 ABRT_MASTER_DIS 265 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 19 ABRT_10B_RD_NORSTRT 266 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 1 1 1 18 ABRT_SBYTE_NORSTRT 267 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 1 1 1 15 ABRT_HS_NORSTRT 268 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_8 0 0 0 0 0 0 0
 1 1 0 1 1 1 17 ABRT_SBYTE_ACKDET 269 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 14 ABRT_HS_ACKDET 270 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 15 ABRT_GCALL_READ 271 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_b 0 0 0 0 0 0 0
 1 1 0 1 1 1 16 ABRT_GCALL_NOACK 272 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_c 0 0 0 0 0 0 0
 1 1 0 1 1 1 17 ABRT_TXDATA_NOACK 273 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_d 0 0 0 0 0 0 0
 1 1 0 1 1 1 18 ABRT_10ADDR2_NOACK 274 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_e 0 0 0 0 0 0 0
 1 1 0 1 1 1 18 ABRT_10ADDR1_NOACK 275 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 71 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_f 0 0 0 0 0 0 0
 1 1 0 1 1 1 18 ABRT_7B_ADDR_NOACK 276 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 72 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_interrupt_tx_abort_sources_cg_fn_10 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 rkv_i2c_pkg::rkv_i2c_cgm::sda_control_cg __coverage_rkv_i2c_cgm.sda_control_cg unused_rkv_i2c_cgm_sda_control_cg_loop_label rkv_i2c_pkg 0 1 0 0 0  ( 0 
)
 0 281 5 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_a
 0
0
0
0
64
0
 0

3
0
0
0
 11 SDA_TX_HOLD 283 5 0 0 0 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn 54 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 8 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 MAX 284 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_1 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_2 0 0 0 0 0
 1 1 0 0 1 1 3 MID 285 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_3 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_4 0 0 0 0 0
 1 1 0 0 1 1 3 MIN 286 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_6 0 0 0 0 0

 11 SDA_RX_HOLD 288 5 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_7 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_7 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 MAX 289 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_1 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_8 0 0 0 0 0
 1 1 0 0 1 1 3 MID 290 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_3 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_4 0 0 0 0 0
 1 1 0 0 1 1 3 MIN 291 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_6 0 0 0 0 0

 9 SDA_SETUP 293 5 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_7 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_7 0 0 0 0 0 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 MAX 294 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_1 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_8 0 0 0 0 0
 1 1 0 0 1 1 3 MID 295 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_3 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_4 0 0 0 0 0
 1 1 0 0 1 1 3 MIN 296 5 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_5 0 56 rkv_i2c_cgm::rkv_i2c_pkg_rkv_i2c_cgm_sda_control_cg_fn_6 0 0 0 0 0

end_coverage_group
