# Z-Core

<div align="center">

```
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—       â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—
â•šâ•â•â–ˆâ–ˆâ–ˆâ•”â•      â–ˆâ–ˆâ•”â•â•â•â•â•â–ˆâ–ˆâ•”â•â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•â•â•
  â–ˆâ–ˆâ–ˆâ•”â• â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  
 â–ˆâ–ˆâ–ˆâ•”â•  â•šâ•â•â•â•â•â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•  
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—      â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—
â•šâ•â•â•â•â•â•â•       â•šâ•â•â•â•â•â• â•šâ•â•â•â•â•â• â•šâ•â•  â•šâ•â•â•šâ•â•â•â•â•â•â•
```

**A lightweight, educational RISC-V RV32I processor core**

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Verilog](https://img.shields.io/badge/HDL-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![RISC-V](https://img.shields.io/badge/ISA-RISC--V%20RV32I-green.svg)](https://riscv.org/)

</div>

---

## âœ¨ Features

- ğŸš€ **Full RV32I Implementation** - Complete base integer instruction set
- ğŸ”Œ **AXI4-Lite Interface** - Industry-standard memory bus protocol
- ğŸ“¦ **Modular Design** - Clean separation of concerns with individual modules
- ğŸ§ª **Comprehensive Testbenches** - Automated testing for all components
- ğŸ“– **Well Documented** - Extensive documentation and code comments
- ğŸ¯ **Educational Focus** - Perfect for learning computer architecture

## ğŸ—ï¸ Architecture

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                   Z-Core CPU                         â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚ Decoder â”‚  â”‚Reg File â”‚  â”‚ALU Ctrl â”‚  â”‚   ALU   â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â”‚
                    â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
                    â”‚                    â”‚           â”‚                     â”‚
                    â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”            â”‚
                    â”‚            â”‚    Control Unit (FSM)      â”‚            â”‚
                    â”‚            â”‚  FETCHâ†’DECODEâ†’EXECUTEâ†’WB   â”‚            â”‚
                    â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
                    â”‚                          â”‚                           â”‚
                    â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
                    â”‚            â”‚      AXI-Lite Master       â”‚            â”‚
                    â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                               â”‚ AXI-Lite Bus
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                   Memory (64KB RAM)                   â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“‹ Supported Instructions

| Type | Instructions | Description |
|------|-------------|-------------|
| **R-Type** | `ADD`, `SUB`, `SLL`, `SLT`, `SLTU`, `XOR`, `SRL`, `SRA`, `OR`, `AND` | Register-register operations |
| **I-Type** | `ADDI`, `SLTI`, `SLTIU`, `XORI`, `ORI`, `ANDI`, `SLLI`, `SRLI`, `SRAI` | Immediate operations |
| **Load** | `LB`, `LH`, `LW`, `LBU`, `LHU` | Memory load |
| **Store** | `SB`, `SH`, `SW` | Memory store |
| **Branch** | `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU` | Conditional branching |
| **Jump** | `JAL`, `JALR` | Jump and link |
| **Upper** | `LUI`, `AUIPC` | Upper immediate |

## ğŸ“ Project Structure

```
Z-Core/
â”œâ”€â”€ ğŸ“‚ rtl/                    # RTL source files
â”‚   â”œâ”€â”€ z_core_top_model.v     # Top-level SoC
â”‚   â”œâ”€â”€ z_core_control_u.v     # Control unit / CPU core
â”‚   â”œâ”€â”€ z_core_decoder.v       # Instruction decoder
â”‚   â”œâ”€â”€ z_core_reg_file.v      # 32x32-bit register file
â”‚   â”œâ”€â”€ z_core_alu.v           # Arithmetic logic unit
â”‚   â”œâ”€â”€ z_core_alu_ctrl.v      # ALU control
â”‚   â”œâ”€â”€ axil_master.v          # AXI-Lite master
â”‚   â””â”€â”€ axi_mem.v              # AXI-Lite RAM
â”‚
â”œâ”€â”€ ğŸ“‚ tb/                     # Testbenches
â”‚   â”œâ”€â”€ z_core_control_u_tb.v  # Full system test
â”‚   â”œâ”€â”€ z_core_alu_tb.v        # ALU unit test
â”‚   â”œâ”€â”€ z_core_alu_ctrl_tb.v   # ALU control test
â”‚   â”œâ”€â”€ z_core_decoder_tb.v    # Decoder test
â”‚   â””â”€â”€ z_core_reg_file_tb.v   # Register file test
â”‚
â”œâ”€â”€ ğŸ“‚ sim/                    # Simulation outputs
â”‚   â”œâ”€â”€ *.vvp                  # Compiled simulations
â”‚   â””â”€â”€ *.vcd                  # Waveform files
â”‚
â””â”€â”€ ğŸ“‚ doc/                    # Documentation
    â”œâ”€â”€ AXI_INTERFACE.md       # AXI protocol details
    â””â”€â”€ Z_CORE_ARCHITECTURE.md # Architecture overview
```

## ğŸš€ Quick Start

### Prerequisites

- [Icarus Verilog](http://iverilog.icarus.com/) (iverilog) for simulation
- [GTKWave](http://gtkwave.sourceforge.net/) for waveform viewing (optional)

### Installation

```bash
# Clone the repository
git clone https://github.com/yourusername/Z-Core.git
cd Z-Core

# Create simulation directory
mkdir -p sim
```

### Running Tests

```bash
# Run individual module tests
iverilog -o sim/z_core_alu_tb.vvp tb/z_core_alu_tb.v && vvp sim/z_core_alu_tb.vvp

# Run full system test (comprehensive)
iverilog -g2012 -o sim/z_core_control_u_tb.vvp tb/z_core_control_u_tb.v
vvp sim/z_core_control_u_tb.vvp
```

### Expected Output

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           Z-Core RISC-V Processor Test Suite              â•‘
â•‘                   RV32I Instruction Set                    â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

--- Loading Test 1: Arithmetic Operations ---
=== Test 1 Results: Arithmetic ===
  [PASS] ADDI x2, x0, 10: x2 = 10
  [PASS] ADD x4, x2, x3: x4 = 17
  ...

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    TEST SUMMARY                            â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  Total Tests:  42                                          â•‘
â•‘  Passed:       42                                          â•‘
â•‘  Failed:        0                                          â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘         âœ“ ALL TESTS PASSED SUCCESSFULLY âœ“                 â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Viewing Waveforms

```bash
gtkwave sim/z_core_control_u_tb.vcd
```

## âš¡ Performance

| Metric | Value |
|--------|-------|
| Pipeline Stages | Multi-cycle (5-6 stages) |
| Clock Cycles per Instruction | 5-10 (varies by type) |
| Register File | 32 x 32-bit |
| Memory Interface | AXI4-Lite |
| Memory Size | 64KB (configurable) |

## ğŸ”§ Configuration

The processor is parameterizable through top-level parameters:

```verilog
module z_core_top #(
    parameter DATA_WIDTH = 32,      // Data bus width
    parameter ADDR_WIDTH = 32,      // Address bus width
    parameter MEM_ADDR_WIDTH = 16,  // Memory size (2^16 = 64KB)
    parameter PIPELINE_OUTPUT = 0   // Memory pipeline stage
)(
    input wire clk,
    input wire rstn
);
```

## ğŸ“š Documentation

Detailed documentation is available in the `doc/` directory:

- **[AXI Interface](doc/AXI_INTERFACE.md)** - Complete AXI-Lite protocol documentation
- **[Architecture](doc/Z_CORE_ARCHITECTURE.md)** - Detailed architecture overview

## ğŸ—ºï¸ Roadmap

- [x] RV32I base integer instructions
- [x] AXI4-Lite memory interface
- [x] Comprehensive testbench
- [ ] Branch prediction
- [ ] Pipelining for improved throughput
- [ ] M extension (multiply/divide)
- [ ] C extension (compressed instructions)
- [ ] Interrupt support
- [ ] FPGA synthesis and validation
- [ ] Cache subsystem

## ğŸ¤ Contributing

Contributions are welcome! Please feel free to submit a Pull Request.

1. Fork the repository
2. Create your feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ™ Acknowledgments

- [RISC-V Foundation](https://riscv.org/) for the open ISA specification
- [Alex Forencich](https://github.com/alexforencich) for the AXI-Lite RAM module
- The open-source hardware community

---

<div align="center">

**Built with â¤ï¸ for learning computer architecture**

*If you find this project helpful, please consider giving it a â­!*

</div>
