0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.sim/sim_1/synth/timing/xsim/ahbmaster_tb_time_synth.v,1607021839,verilog,,,,LDCP_UNIQ_BASE_;ahbmaster;glbl,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbarbiter_tb.vhd,1606932406,vhdl,,,,ahbarbiter_tb,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd,1607013671,vhdl,,,,ahbmaster_tb,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sources_1/imports/new/ahbarbiter.vhd,1606929477,vhdl,,,,ahbarbiter,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sources_1/new/InterfazRV32AHB.vhd,1607007402,vhdl,C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd,,,interfazrv32ahb,,,,,,,,
C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sources_1/new/mux.vhd,1607006338,vhdl,,,,mux,,,,,,,,
