INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/FIFO_dp_ram/FIFO_dp_ram.srcs/sources_1/new/fifo_dp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/FIFO_dp_ram/FIFO_dp_ram.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
