// Seed: 2998412835
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input wire id_15,
    output logic id_16
    , id_22,
    input wire id_17,
    output wire id_18,
    input tri0 id_19,
    input supply0 id_20
);
  id_23(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1'b0),
      .id_5(1),
      .id_6(id_18),
      .id_7(id_4 << 1),
      .id_8(1)
  );
  wire id_24;
  final id_16 <= 1;
  module_0(
      id_7, id_4, id_13, id_14, id_14, id_9
  );
endmodule
