var __xr_tmp = [
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Defines x86 CPU feature bits</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#_ASM_X86_CPUFEATURE_H\">_ASM_X86_CPUFEATURE_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_ASM_X86_CPUFEATURE_H\">_ASM_X86_CPUFEATURE_H</a>", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#required\">required</a>-<a class=\"id\" href=\"#features\">features</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#NCAPINTS\">NCAPINTS</a><span class=\"ts\"/>10<span class=\"ts\"/><span class=\"comment\">/* N 32-bit words worth of info */</span>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Note: If the comment begins with a quoted string, that string is used</span>", 
"<span class=\"comment\"> * in /proc/cpuinfo instead of the macro name.  If the string is \"\",</span>", 
"<span class=\"comment\"> * this feature bit is not displayed in /proc/cpuinfo at all.</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"<span class=\"comment\">/* Intel-defined CPU features, CPUID level 0x00000001 (edx), word 0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FPU\">X86_FEATURE_FPU</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 0) <span class=\"comment\">/* Onboard FPU */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_VME\">X86_FEATURE_VME</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 1) <span class=\"comment\">/* Virtual Mode Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DE\">X86_FEATURE_DE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 2) <span class=\"comment\">/* Debugging Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PSE\">X86_FEATURE_PSE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 3) <span class=\"comment\">/* Page Size Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_TSC\">X86_FEATURE_TSC</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 4) <span class=\"comment\">/* Time Stamp Counter */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MSR\">X86_FEATURE_MSR</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 5) <span class=\"comment\">/* Model-Specific Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PAE\">X86_FEATURE_PAE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 6) <span class=\"comment\">/* Physical Address Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MCE\">X86_FEATURE_MCE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 7) <span class=\"comment\">/* Machine Check Exception */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CX8\">X86_FEATURE_CX8</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+ 8) <span class=\"comment\">/* CMPXCHG8 instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_APIC\">X86_FEATURE_APIC</a><span class=\"ts\"/>(0*32+ 9) <span class=\"comment\">/* Onboard APIC */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SEP\">X86_FEATURE_SEP</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+11) <span class=\"comment\">/* SYSENTER/SYSEXIT */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MTRR\">X86_FEATURE_MTRR</a><span class=\"ts\"/>(0*32+12) <span class=\"comment\">/* Memory Type Range Registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PGE\">X86_FEATURE_PGE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+13) <span class=\"comment\">/* Page Global Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MCA\">X86_FEATURE_MCA</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+14) <span class=\"comment\">/* Machine Check Architecture */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CMOV\">X86_FEATURE_CMOV</a><span class=\"ts\"/>(0*32+15) <span class=\"comment\">/* CMOV instructions */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <span class=\"comment\">/* (plus FCMOVcc, FCOMI with FPU) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PAT\">X86_FEATURE_PAT</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+16) <span class=\"comment\">/* Page Attribute Table */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PSE36\">X86_FEATURE_PSE36</a><span class=\"ts\"/>(0*32+17) <span class=\"comment\">/* 36-bit PSEs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PN\">X86_FEATURE_PN</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+18) <span class=\"comment\">/* Processor serial number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CLFLSH\">X86_FEATURE_CLFLSH</a><span class=\"ts\"/>(0*32+19) <span class=\"comment\">/* \"clflush\" CLFLUSH instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DS\">X86_FEATURE_DS</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+21) <span class=\"comment\">/* \"dts\" Debug Store */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ACPI\">X86_FEATURE_ACPI</a><span class=\"ts\"/>(0*32+22) <span class=\"comment\">/* ACPI via MSR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MMX\">X86_FEATURE_MMX</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+23) <span class=\"comment\">/* Multimedia Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FXSR\">X86_FEATURE_FXSR</a><span class=\"ts\"/>(0*32+24) <span class=\"comment\">/* FXSAVE/FXRSTOR, CR4.OSFXSR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XMM\">X86_FEATURE_XMM</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+25) <span class=\"comment\">/* \"sse\" */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XMM2\">X86_FEATURE_XMM2</a><span class=\"ts\"/>(0*32+26) <span class=\"comment\">/* \"sse2\" */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SELFSNOOP\">X86_FEATURE_SELFSNOOP</a><span class=\"ts\"/>(0*32+27) <span class=\"comment\">/* \"ss\" CPU self snoop */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_HT\">X86_FEATURE_HT</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+28) <span class=\"comment\">/* Hyper-Threading */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ACC\">X86_FEATURE_ACC</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+29) <span class=\"comment\">/* \"tm\" Automatic clock control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_IA64\">X86_FEATURE_IA64</a><span class=\"ts\"/>(0*32+30) <span class=\"comment\">/* IA-64 processor */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PBE\">X86_FEATURE_PBE</a><span class=\"ts\"/><span class=\"ts\"/>(0*32+31) <span class=\"comment\">/* Pending Break Enable */</span>", 
"", 
"<span class=\"comment\">/* AMD-defined CPU features, CPUID level 0x80000001, word 1 */</span>", 
"<span class=\"comment\">/* Don't duplicate feature flags which are redundant with Intel! */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SYSCALL\">X86_FEATURE_SYSCALL</a><span class=\"ts\"/>(1*32+11) <span class=\"comment\">/* SYSCALL/SYSRET */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MP\">X86_FEATURE_MP</a><span class=\"ts\"/><span class=\"ts\"/>(1*32+19) <span class=\"comment\">/* MP Capable. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NX\">X86_FEATURE_NX</a><span class=\"ts\"/><span class=\"ts\"/>(1*32+20) <span class=\"comment\">/* Execute Disable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MMXEXT\">X86_FEATURE_MMXEXT</a><span class=\"ts\"/>(1*32+22) <span class=\"comment\">/* AMD MMX extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FXSR_OPT\">X86_FEATURE_FXSR_OPT</a><span class=\"ts\"/>(1*32+25) <span class=\"comment\">/* FXSAVE/FXRSTOR optimizations */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_GBPAGES\">X86_FEATURE_GBPAGES</a><span class=\"ts\"/>(1*32+26) <span class=\"comment\">/* \"pdpe1gb\" GB pages */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_RDTSCP\">X86_FEATURE_RDTSCP</a><span class=\"ts\"/>(1*32+27) <span class=\"comment\">/* RDTSCP */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LM\">X86_FEATURE_LM</a><span class=\"ts\"/><span class=\"ts\"/>(1*32+29) <span class=\"comment\">/* Long Mode (x86-64) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_3DNOWEXT\">X86_FEATURE_3DNOWEXT</a><span class=\"ts\"/>(1*32+30) <span class=\"comment\">/* AMD 3DNow! extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_3DNOW\">X86_FEATURE_3DNOW</a><span class=\"ts\"/>(1*32+31) <span class=\"comment\">/* 3DNow! */</span>", 
"", 
"<span class=\"comment\">/* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_RECOVERY\">X86_FEATURE_RECOVERY</a><span class=\"ts\"/>(2*32+ 0) <span class=\"comment\">/* CPU in recovery mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LONGRUN\">X86_FEATURE_LONGRUN</a><span class=\"ts\"/>(2*32+ 1) <span class=\"comment\">/* Longrun power control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LRTI\">X86_FEATURE_LRTI</a><span class=\"ts\"/>(2*32+ 3) <span class=\"comment\">/* LongRun table interface */</span>", 
"", 
"<span class=\"comment\">/* Other features, Linux-defined mapping, word 3 */</span>", 
"<span class=\"comment\">/* This range is used for feature bits which conflict or are synthesized */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CXMMX\">X86_FEATURE_CXMMX</a><span class=\"ts\"/>(3*32+ 0) <span class=\"comment\">/* Cyrix MMX extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_K6_MTRR\">X86_FEATURE_K6_MTRR</a><span class=\"ts\"/>(3*32+ 1) <span class=\"comment\">/* AMD K6 nonstandard MTRRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CYRIX_ARR\">X86_FEATURE_CYRIX_ARR</a><span class=\"ts\"/>(3*32+ 2) <span class=\"comment\">/* Cyrix ARRs (= MTRRs) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CENTAUR_MCR\">X86_FEATURE_CENTAUR_MCR</a><span class=\"ts\"/>(3*32+ 3) <span class=\"comment\">/* Centaur MCRs (= MTRRs) */</span>", 
"<span class=\"comment\">/* cpu types for specific tunings: */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_K8\">X86_FEATURE_K8</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+ 4) <span class=\"comment\">/* \"\" Opteron, Athlon64 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_K7\">X86_FEATURE_K7</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+ 5) <span class=\"comment\">/* \"\" Athlon */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_P3\">X86_FEATURE_P3</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+ 6) <span class=\"comment\">/* \"\" P3 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_P4\">X86_FEATURE_P4</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+ 7) <span class=\"comment\">/* \"\" P4 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CONSTANT_TSC\">X86_FEATURE_CONSTANT_TSC</a> (3*32+ 8) <span class=\"comment\">/* TSC ticks at a constant rate */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_UP\">X86_FEATURE_UP</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+ 9) <span class=\"comment\">/* smp kernel running on up */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FXSAVE_LEAK\">X86_FEATURE_FXSAVE_LEAK</a> (3*32+10) <span class=\"comment\">/* \"\" FXSAVE leaks FOP/FIP/FOP */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ARCH_PERFMON\">X86_FEATURE_ARCH_PERFMON</a> (3*32+11) <span class=\"comment\">/* Intel Architectural PerfMon */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PEBS\">X86_FEATURE_PEBS</a><span class=\"ts\"/>(3*32+12) <span class=\"comment\">/* Precise-Event Based Sampling */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_BTS\">X86_FEATURE_BTS</a><span class=\"ts\"/><span class=\"ts\"/>(3*32+13) <span class=\"comment\">/* Branch Trace Store */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SYSCALL32\">X86_FEATURE_SYSCALL32</a><span class=\"ts\"/>(3*32+14) <span class=\"comment\">/* \"\" syscall in ia32 userspace */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SYSENTER32\">X86_FEATURE_SYSENTER32</a><span class=\"ts\"/>(3*32+15) <span class=\"comment\">/* \"\" sysenter in ia32 userspace */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_REP_GOOD\">X86_FEATURE_REP_GOOD</a><span class=\"ts\"/>(3*32+16) <span class=\"comment\">/* rep microcode works well */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MFENCE_RDTSC\">X86_FEATURE_MFENCE_RDTSC</a> (3*32+17) <span class=\"comment\">/* \"\" Mfence synchronizes RDTSC */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LFENCE_RDTSC\">X86_FEATURE_LFENCE_RDTSC</a> (3*32+18) <span class=\"comment\">/* \"\" Lfence synchronizes RDTSC */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_11AP\">X86_FEATURE_11AP</a><span class=\"ts\"/>(3*32+19) <span class=\"comment\">/* \"\" Bad local APIC aka 11AP */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NOPL\">X86_FEATURE_NOPL</a><span class=\"ts\"/>(3*32+20) <span class=\"comment\">/* The NOPL (0F 1F) instructions */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <span class=\"comment\">/* 21 available, was AMD_C1E */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XTOPOLOGY\">X86_FEATURE_XTOPOLOGY</a><span class=\"ts\"/>(3*32+22) <span class=\"comment\">/* cpu topology enum extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_TSC_RELIABLE\">X86_FEATURE_TSC_RELIABLE</a> (3*32+23) <span class=\"comment\">/* TSC is known to be reliable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NONSTOP_TSC\">X86_FEATURE_NONSTOP_TSC</a><span class=\"ts\"/>(3*32+24) <span class=\"comment\">/* TSC does not stop in C states */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CLFLUSH_MONITOR\">X86_FEATURE_CLFLUSH_MONITOR</a> (3*32+25) <span class=\"comment\">/* \"\" clflush reqd with monitor */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_EXTD_APICID\">X86_FEATURE_EXTD_APICID</a><span class=\"ts\"/>(3*32+26) <span class=\"comment\">/* has extended APICID (8 bits) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_AMD_DCM\">X86_FEATURE_AMD_DCM</a>     (3*32+27) <span class=\"comment\">/* multi-node processor */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_APERFMPERF\">X86_FEATURE_APERFMPERF</a><span class=\"ts\"/>(3*32+28) <span class=\"comment\">/* APERFMPERF */</span>", 
"", 
"<span class=\"comment\">/* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XMM3\">X86_FEATURE_XMM3</a><span class=\"ts\"/>(4*32+ 0) <span class=\"comment\">/* \"pni\" SSE-3 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PCLMULQDQ\">X86_FEATURE_PCLMULQDQ</a><span class=\"ts\"/>(4*32+ 1) <span class=\"comment\">/* PCLMULQDQ instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DTES64\">X86_FEATURE_DTES64</a><span class=\"ts\"/>(4*32+ 2) <span class=\"comment\">/* 64-bit Debug Store */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MWAIT\">X86_FEATURE_MWAIT</a><span class=\"ts\"/>(4*32+ 3) <span class=\"comment\">/* \"monitor\" Monitor/Mwait support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DSCPL\">X86_FEATURE_DSCPL</a><span class=\"ts\"/>(4*32+ 4) <span class=\"comment\">/* \"ds_cpl\" CPL Qual. Debug Store */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_VMX\">X86_FEATURE_VMX</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+ 5) <span class=\"comment\">/* Hardware virtualization */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SMX\">X86_FEATURE_SMX</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+ 6) <span class=\"comment\">/* Safer mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_EST\">X86_FEATURE_EST</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+ 7) <span class=\"comment\">/* Enhanced SpeedStep */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_TM2\">X86_FEATURE_TM2</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+ 8) <span class=\"comment\">/* Thermal Monitor 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SSSE3\">X86_FEATURE_SSSE3</a><span class=\"ts\"/>(4*32+ 9) <span class=\"comment\">/* Supplemental SSE-3 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CID\">X86_FEATURE_CID</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+10) <span class=\"comment\">/* Context ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FMA\">X86_FEATURE_FMA</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+12) <span class=\"comment\">/* Fused multiply-add */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CX16\">X86_FEATURE_CX16</a><span class=\"ts\"/>(4*32+13) <span class=\"comment\">/* CMPXCHG16B */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XTPR\">X86_FEATURE_XTPR</a><span class=\"ts\"/>(4*32+14) <span class=\"comment\">/* Send Task Priority Messages */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PDCM\">X86_FEATURE_PDCM</a><span class=\"ts\"/>(4*32+15) <span class=\"comment\">/* Performance Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DCA\">X86_FEATURE_DCA</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+18) <span class=\"comment\">/* Direct Cache Access */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XMM4_1\">X86_FEATURE_XMM4_1</a><span class=\"ts\"/>(4*32+19) <span class=\"comment\">/* \"sse4_1\" SSE-4.1 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XMM4_2\">X86_FEATURE_XMM4_2</a><span class=\"ts\"/>(4*32+20) <span class=\"comment\">/* \"sse4_2\" SSE-4.2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_X2APIC\">X86_FEATURE_X2APIC</a><span class=\"ts\"/>(4*32+21) <span class=\"comment\">/* x2APIC */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MOVBE\">X86_FEATURE_MOVBE</a><span class=\"ts\"/>(4*32+22) <span class=\"comment\">/* MOVBE instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_POPCNT\">X86_FEATURE_POPCNT</a>      (4*32+23) <span class=\"comment\">/* POPCNT instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_AES\">X86_FEATURE_AES</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+25) <span class=\"comment\">/* AES instructions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XSAVE\">X86_FEATURE_XSAVE</a><span class=\"ts\"/>(4*32+26) <span class=\"comment\">/* XSAVE/XRSTOR/XSETBV/XGETBV */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_OSXSAVE\">X86_FEATURE_OSXSAVE</a><span class=\"ts\"/>(4*32+27) <span class=\"comment\">/* \"\" XSAVE enabled in the OS */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_AVX\">X86_FEATURE_AVX</a><span class=\"ts\"/><span class=\"ts\"/>(4*32+28) <span class=\"comment\">/* Advanced Vector Extensions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_F16C\">X86_FEATURE_F16C</a><span class=\"ts\"/>(4*32+29) <span class=\"comment\">/* 16-bit fp conversions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_RDRND\">X86_FEATURE_RDRND</a><span class=\"ts\"/>(4*32+30) <span class=\"comment\">/* The RDRAND instruction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_HYPERVISOR\">X86_FEATURE_HYPERVISOR</a><span class=\"ts\"/>(4*32+31) <span class=\"comment\">/* Running on a hypervisor */</span>", 
"", 
"<span class=\"comment\">/* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XSTORE\">X86_FEATURE_XSTORE</a><span class=\"ts\"/>(5*32+ 2) <span class=\"comment\">/* \"rng\" RNG present (xstore) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XSTORE_EN\">X86_FEATURE_XSTORE_EN</a><span class=\"ts\"/>(5*32+ 3) <span class=\"comment\">/* \"rng_en\" RNG enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XCRYPT\">X86_FEATURE_XCRYPT</a><span class=\"ts\"/>(5*32+ 6) <span class=\"comment\">/* \"ace\" on-CPU crypto (xcrypt) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XCRYPT_EN\">X86_FEATURE_XCRYPT_EN</a><span class=\"ts\"/>(5*32+ 7) <span class=\"comment\">/* \"ace_en\" on-CPU crypto enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ACE2\">X86_FEATURE_ACE2</a><span class=\"ts\"/>(5*32+ 8) <span class=\"comment\">/* Advanced Cryptography Engine v2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ACE2_EN\">X86_FEATURE_ACE2_EN</a><span class=\"ts\"/>(5*32+ 9) <span class=\"comment\">/* ACE v2 enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PHE\">X86_FEATURE_PHE</a><span class=\"ts\"/><span class=\"ts\"/>(5*32+10) <span class=\"comment\">/* PadLock Hash Engine */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PHE_EN\">X86_FEATURE_PHE_EN</a><span class=\"ts\"/>(5*32+11) <span class=\"comment\">/* PHE enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PMM\">X86_FEATURE_PMM</a><span class=\"ts\"/><span class=\"ts\"/>(5*32+12) <span class=\"comment\">/* PadLock Montgomery Multiplier */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PMM_EN\">X86_FEATURE_PMM_EN</a><span class=\"ts\"/>(5*32+13) <span class=\"comment\">/* PMM enabled */</span>", 
"", 
"<span class=\"comment\">/* More extended AMD flags: CPUID level 0x80000001, ecx, word 6 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LAHF_LM\">X86_FEATURE_LAHF_LM</a><span class=\"ts\"/>(6*32+ 0) <span class=\"comment\">/* LAHF/SAHF in long mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CMP_LEGACY\">X86_FEATURE_CMP_LEGACY</a><span class=\"ts\"/>(6*32+ 1) <span class=\"comment\">/* If yes HyperThreading not valid */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SVM\">X86_FEATURE_SVM</a><span class=\"ts\"/><span class=\"ts\"/>(6*32+ 2) <span class=\"comment\">/* Secure virtual machine */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_EXTAPIC\">X86_FEATURE_EXTAPIC</a><span class=\"ts\"/>(6*32+ 3) <span class=\"comment\">/* Extended APIC space */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CR8_LEGACY\">X86_FEATURE_CR8_LEGACY</a><span class=\"ts\"/>(6*32+ 4) <span class=\"comment\">/* CR8 in 32-bit mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ABM\">X86_FEATURE_ABM</a><span class=\"ts\"/><span class=\"ts\"/>(6*32+ 5) <span class=\"comment\">/* Advanced bit manipulation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SSE4A\">X86_FEATURE_SSE4A</a><span class=\"ts\"/>(6*32+ 6) <span class=\"comment\">/* SSE-4A */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_MISALIGNSSE\">X86_FEATURE_MISALIGNSSE</a> (6*32+ 7) <span class=\"comment\">/* Misaligned SSE mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_3DNOWPREFETCH\">X86_FEATURE_3DNOWPREFETCH</a> (6*32+ 8) <span class=\"comment\">/* 3DNow prefetch instructions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_OSVW\">X86_FEATURE_OSVW</a><span class=\"ts\"/>(6*32+ 9) <span class=\"comment\">/* OS Visible Workaround */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_IBS\">X86_FEATURE_IBS</a><span class=\"ts\"/><span class=\"ts\"/>(6*32+10) <span class=\"comment\">/* Instruction Based Sampling */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SSE5\">X86_FEATURE_SSE5</a><span class=\"ts\"/>(6*32+11) <span class=\"comment\">/* SSE-5 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SKINIT\">X86_FEATURE_SKINIT</a><span class=\"ts\"/>(6*32+12) <span class=\"comment\">/* SKINIT/STGI instructions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_WDT\">X86_FEATURE_WDT</a><span class=\"ts\"/><span class=\"ts\"/>(6*32+13) <span class=\"comment\">/* Watchdog timer */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NODEID_MSR\">X86_FEATURE_NODEID_MSR</a><span class=\"ts\"/>(6*32+19) <span class=\"comment\">/* NodeId MSR */</span>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Auxiliary flags: Linux defined - For features scattered in various</span>", 
"<span class=\"comment\"> * CPUID levels like 0x6, 0xA etc, word 7</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_IDA\">X86_FEATURE_IDA</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 0) <span class=\"comment\">/* Intel Dynamic Acceleration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_ARAT\">X86_FEATURE_ARAT</a><span class=\"ts\"/>(7*32+ 1) <span class=\"comment\">/* Always Running APIC Timer */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_CPB\">X86_FEATURE_CPB</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 2) <span class=\"comment\">/* AMD Core Performance Boost */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_EPB\">X86_FEATURE_EPB</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 3) <span class=\"comment\">/* IA32_ENERGY_PERF_BIAS support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_XSAVEOPT\">X86_FEATURE_XSAVEOPT</a><span class=\"ts\"/>(7*32+ 4) <span class=\"comment\">/* Optimized Xsave */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PLN\">X86_FEATURE_PLN</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 5) <span class=\"comment\">/* Intel Power Limit Notification */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_PTS\">X86_FEATURE_PTS</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 6) <span class=\"comment\">/* Intel Package Thermal Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_DTS\">X86_FEATURE_DTS</a><span class=\"ts\"/><span class=\"ts\"/>(7*32+ 7) <span class=\"comment\">/* Digital Thermal Sensor */</span>", 
"", 
"<span class=\"comment\">/* Virtualization flags: Linux defined, word 8 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_TPR_SHADOW\">X86_FEATURE_TPR_SHADOW</a>  (8*32+ 0) <span class=\"comment\">/* Intel TPR Shadow */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_VNMI\">X86_FEATURE_VNMI</a>        (8*32+ 1) <span class=\"comment\">/* Intel Virtual NMI */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FLEXPRIORITY\">X86_FEATURE_FLEXPRIORITY</a> (8*32+ 2) <span class=\"comment\">/* Intel FlexPriority */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_EPT\">X86_FEATURE_EPT</a>         (8*32+ 3) <span class=\"comment\">/* Intel Extended Page Table */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_VPID\">X86_FEATURE_VPID</a>        (8*32+ 4) <span class=\"comment\">/* Intel Virtual Processor ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NPT\">X86_FEATURE_NPT</a><span class=\"ts\"/><span class=\"ts\"/>(8*32+ 5) <span class=\"comment\">/* AMD Nested Page Table support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_LBRV\">X86_FEATURE_LBRV</a><span class=\"ts\"/>(8*32+ 6) <span class=\"comment\">/* AMD LBR Virtualization support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_SVML\">X86_FEATURE_SVML</a><span class=\"ts\"/>(8*32+ 7) <span class=\"comment\">/* \"svm_lock\" AMD SVM locking MSR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_NRIPS\">X86_FEATURE_NRIPS</a><span class=\"ts\"/>(8*32+ 8) <span class=\"comment\">/* \"nrip_save\" AMD SVM next_rip save */</span>", 
"", 
"<span class=\"comment\">/* Intel-defined CPU features, CPUID level 0x00000007:0 (ebx), word 9 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_FEATURE_FSGSBASE\">X86_FEATURE_FSGSBASE</a><span class=\"ts\"/>(9*32+ 0) <span class=\"comment\">/* {RD/WR}{FS/GS}BASE instructions*/</span>", 
"", 
"#if <a class=\"id\" href=\"#defined\">defined</a>(<a class=\"id\" href=\"#__KERNEL__\">__KERNEL__</a>) && !<a class=\"id\" href=\"#defined\">defined</a>(<a class=\"id\" href=\"#__ASSEMBLY__\">__ASSEMBLY__</a>)", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#asm\">asm</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#bitops\">bitops</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"extern const char * const <a class=\"id\" href=\"#x86_cap_flags\">x86_cap_flags</a>[<a class=\"id\" href=\"#NCAPINTS\">NCAPINTS</a>*32];", 
"extern const char * const <a class=\"id\" href=\"#x86_power_flags\">x86_power_flags</a>[32];", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#test_cpu_cap\">test_cpu_cap</a>(<a class=\"id\" href=\"#c\">c</a>, <a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#test_bit\">test_bit</a>(<a class=\"id\" href=\"#bit\">bit</a>, (unsigned long *)((<a class=\"id\" href=\"#c\">c</a>)-><a class=\"id\" href=\"#x86_capability\">x86_capability</a>))", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has\">cpu_has</a>(<a class=\"id\" href=\"#c\">c</a>, <a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#__builtin_constant_p\">__builtin_constant_p</a>(<a class=\"id\" href=\"#bit\">bit</a>) &&<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/> ( (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==0 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK0\">REQUIRED_MASK0</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==1 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK1\">REQUIRED_MASK1</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==2 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK2\">REQUIRED_MASK2</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==3 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK3\">REQUIRED_MASK3</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==4 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK4\">REQUIRED_MASK4</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==5 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK5\">REQUIRED_MASK5</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==6 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK6\">REQUIRED_MASK6</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==7 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK7\">REQUIRED_MASK7</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==8 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK8\">REQUIRED_MASK8</a>)) ||<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>   (((<a class=\"id\" href=\"#bit\">bit</a>)>>5)==9 && (1UL<<((<a class=\"id\" href=\"#bit\">bit</a>)&amp;31) &amp; <a class=\"id\" href=\"#REQUIRED_MASK9\">REQUIRED_MASK9</a>)) )<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>  ? 1 :<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#test_cpu_cap\">test_cpu_cap</a>(<a class=\"id\" href=\"#c\">c</a>, <a class=\"id\" href=\"#bit\">bit</a>))", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><a class=\"id\" href=\"#cpu_has\">cpu_has</a>(&amp;<a class=\"id\" href=\"#boot_cpu_data\">boot_cpu_data</a>, <a class=\"id\" href=\"#bit\">bit</a>)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#set_cpu_cap\">set_cpu_cap</a>(<a class=\"id\" href=\"#c\">c</a>, <a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><a class=\"id\" href=\"#set_bit\">set_bit</a>(<a class=\"id\" href=\"#bit\">bit</a>, (unsigned long *)((<a class=\"id\" href=\"#c\">c</a>)-><a class=\"id\" href=\"#x86_capability\">x86_capability</a>))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#clear_cpu_cap\">clear_cpu_cap</a>(<a class=\"id\" href=\"#c\">c</a>, <a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><a class=\"id\" href=\"#clear_bit\">clear_bit</a>(<a class=\"id\" href=\"#bit\">bit</a>, (unsigned long *)((<a class=\"id\" href=\"#c\">c</a>)-><a class=\"id\" href=\"#x86_capability\">x86_capability</a>))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#setup_clear_cpu_cap\">setup_clear_cpu_cap</a>(<a class=\"id\" href=\"#bit\">bit</a>) do { \\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#clear_cpu_cap\">clear_cpu_cap</a>(&amp;<a class=\"id\" href=\"#boot_cpu_data\">boot_cpu_data</a>, <a class=\"id\" href=\"#bit\">bit</a>);<span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#set_bit\">set_bit</a>(<a class=\"id\" href=\"#bit\">bit</a>, (unsigned long *)<a class=\"id\" href=\"#cpu_caps_cleared\">cpu_caps_cleared</a>); \\", 
"} while (0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#setup_force_cpu_cap\">setup_force_cpu_cap</a>(<a class=\"id\" href=\"#bit\">bit</a>) do { \\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#set_cpu_cap\">set_cpu_cap</a>(&amp;<a class=\"id\" href=\"#boot_cpu_data\">boot_cpu_data</a>, <a class=\"id\" href=\"#bit\">bit</a>);<span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#set_bit\">set_bit</a>(<a class=\"id\" href=\"#bit\">bit</a>, (unsigned long *)<a class=\"id\" href=\"#cpu_caps_set\">cpu_caps_set</a>);<span class=\"ts\"/>\\", 
"} while (0)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_fpu\">cpu_has_fpu</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_FPU\">X86_FEATURE_FPU</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_vme\">cpu_has_vme</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_VME\">X86_FEATURE_VME</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_de\">cpu_has_de</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_DE\">X86_FEATURE_DE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pse\">cpu_has_pse</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PSE\">X86_FEATURE_PSE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_tsc\">cpu_has_tsc</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_TSC\">X86_FEATURE_TSC</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pae\">cpu_has_pae</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PAE\">X86_FEATURE_PAE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pge\">cpu_has_pge</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PGE\">X86_FEATURE_PGE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_apic\">cpu_has_apic</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_APIC\">X86_FEATURE_APIC</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_sep\">cpu_has_sep</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_SEP\">X86_FEATURE_SEP</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_mtrr\">cpu_has_mtrr</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_MTRR\">X86_FEATURE_MTRR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_mmx\">cpu_has_mmx</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_MMX\">X86_FEATURE_MMX</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_fxsr\">cpu_has_fxsr</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_FXSR\">X86_FEATURE_FXSR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xmm\">cpu_has_xmm</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XMM\">X86_FEATURE_XMM</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xmm2\">cpu_has_xmm2</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XMM2\">X86_FEATURE_XMM2</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xmm3\">cpu_has_xmm3</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XMM3\">X86_FEATURE_XMM3</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_aes\">cpu_has_aes</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_AES\">X86_FEATURE_AES</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_ht\">cpu_has_ht</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_HT\">X86_FEATURE_HT</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_mp\">cpu_has_mp</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_MP\">X86_FEATURE_MP</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_nx\">cpu_has_nx</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_NX\">X86_FEATURE_NX</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_k6_mtrr\">cpu_has_k6_mtrr</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_K6_MTRR\">X86_FEATURE_K6_MTRR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_cyrix_arr\">cpu_has_cyrix_arr</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_CYRIX_ARR\">X86_FEATURE_CYRIX_ARR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_centaur_mcr\">cpu_has_centaur_mcr</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_CENTAUR_MCR\">X86_FEATURE_CENTAUR_MCR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xstore\">cpu_has_xstore</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XSTORE\">X86_FEATURE_XSTORE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xstore_enabled\">cpu_has_xstore_enabled</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XSTORE_EN\">X86_FEATURE_XSTORE_EN</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xcrypt\">cpu_has_xcrypt</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XCRYPT\">X86_FEATURE_XCRYPT</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xcrypt_enabled\">cpu_has_xcrypt_enabled</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XCRYPT_EN\">X86_FEATURE_XCRYPT_EN</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_ace2\">cpu_has_ace2</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_ACE2\">X86_FEATURE_ACE2</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_ace2_enabled\">cpu_has_ace2_enabled</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_ACE2_EN\">X86_FEATURE_ACE2_EN</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_phe\">cpu_has_phe</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PHE\">X86_FEATURE_PHE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_phe_enabled\">cpu_has_phe_enabled</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PHE_EN\">X86_FEATURE_PHE_EN</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pmm\">cpu_has_pmm</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PMM\">X86_FEATURE_PMM</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pmm_enabled\">cpu_has_pmm_enabled</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PMM_EN\">X86_FEATURE_PMM_EN</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_ds\">cpu_has_ds</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_DS\">X86_FEATURE_DS</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pebs\">cpu_has_pebs</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PEBS\">X86_FEATURE_PEBS</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_clflush\">cpu_has_clflush</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_CLFLSH\">X86_FEATURE_CLFLSH</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_bts\">cpu_has_bts</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_BTS\">X86_FEATURE_BTS</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_gbpages\">cpu_has_gbpages</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_GBPAGES\">X86_FEATURE_GBPAGES</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_arch_perfmon\">cpu_has_arch_perfmon</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_ARCH_PERFMON\">X86_FEATURE_ARCH_PERFMON</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pat\">cpu_has_pat</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PAT\">X86_FEATURE_PAT</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xmm4_1\">cpu_has_xmm4_1</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XMM4_1\">X86_FEATURE_XMM4_1</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xmm4_2\">cpu_has_xmm4_2</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XMM4_2\">X86_FEATURE_XMM4_2</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_x2apic\">cpu_has_x2apic</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_X2APIC\">X86_FEATURE_X2APIC</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_xsave\">cpu_has_xsave</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_XSAVE\">X86_FEATURE_XSAVE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_hypervisor\">cpu_has_hypervisor</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_HYPERVISOR\">X86_FEATURE_HYPERVISOR</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pclmulqdq\">cpu_has_pclmulqdq</a><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#X86_FEATURE_PCLMULQDQ\">X86_FEATURE_PCLMULQDQ</a>)", 
"", 
"#if <a class=\"id\" href=\"#defined\">defined</a>(<a class=\"id\" href=\"#CONFIG_X86_INVLPG\">CONFIG_X86_INVLPG</a>) || <a class=\"id\" href=\"#defined\">defined</a>(<a class=\"id\" href=\"#CONFIG_X86_64\">CONFIG_X86_64</a>)", 
"# <a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_invlpg\">cpu_has_invlpg</a><span class=\"ts\"/><span class=\"ts\"/>1", 
"#else", 
"# <a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_invlpg\">cpu_has_invlpg</a><span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#boot_cpu_data\">boot_cpu_data</a>.<a class=\"id\" href=\"#x86\">x86</a> &gt; 3)", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"", 
"#<a class=\"id\" href=\"#ifdef\">ifdef</a> <a class=\"id\" href=\"#CONFIG_X86_64\">CONFIG_X86_64</a>", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_vme\">cpu_has_vme</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_vme\">cpu_has_vme</a><span class=\"ts\"/><span class=\"ts\"/>0", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_pae\">cpu_has_pae</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_pae\">cpu_has_pae</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#___BUG___\">___BUG___</a>", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_mp\">cpu_has_mp</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_mp\">cpu_has_mp</a><span class=\"ts\"/><span class=\"ts\"/>1", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_k6_mtrr\">cpu_has_k6_mtrr</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_k6_mtrr\">cpu_has_k6_mtrr</a><span class=\"ts\"/><span class=\"ts\"/>0", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_cyrix_arr\">cpu_has_cyrix_arr</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_cyrix_arr\">cpu_has_cyrix_arr</a><span class=\"ts\"/>0", 
"", 
"#<a class=\"id\" href=\"#undef\">undef</a>  <a class=\"id\" href=\"#cpu_has_centaur_mcr\">cpu_has_centaur_mcr</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#cpu_has_centaur_mcr\">cpu_has_centaur_mcr</a><span class=\"ts\"/>0", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* CONFIG_X86_64 */</span>", 
"", 
"#if <a class=\"id\" href=\"#__GNUC__\">__GNUC__</a> >= 4", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Static testing of CPU features.  Used the same as boot_cpu_has().</span>", 
"<span class=\"comment\"> * These are only valid after alternatives have run, but will statically</span>", 
"<span class=\"comment\"> * patch the target code for additional performance.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> */</span>", 
"static <a class=\"id\" href=\"#__always_inline\">__always_inline</a> <a class=\"id\" href=\"#__pure\">__pure</a> <a class=\"id\" href=\"#bool\">bool</a> <a class=\"id\" href=\"#__static_cpu_has\">__static_cpu_has</a>(<a class=\"id\" href=\"#u16\">u16</a> <a class=\"id\" href=\"#bit\">bit</a>)", 
"{", 
"#if <a class=\"id\" href=\"#__GNUC__\">__GNUC__</a> &gt; 4 || <a class=\"id\" href=\"#__GNUC_MINOR__\">__GNUC_MINOR__</a> >= 5", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#asm\">asm</a> goto(\"1: jmp %l[t_no]\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \"2:\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \".section .altinstructions,\\\"a\\\"\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> <a class=\"id\" href=\"#_ASM_ALIGN\">_ASM_ALIGN</a> \"\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> <a class=\"id\" href=\"#_ASM_PTR\">_ASM_PTR</a> \"1b\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> <a class=\"id\" href=\"#_ASM_PTR\">_ASM_PTR</a> \"0\\n\" <span class=\"ts\"/><span class=\"comment\">/* no replacement */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \" .word %P0\\n\"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* feature bit */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \" .byte 2b - 1b\\n\"<span class=\"ts\"/><span class=\"comment\">/* source len */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \" .byte 0\\n\"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* replacement len */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> \".previous\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> <span class=\"comment\">/* skipping size check since replacement size = 0 */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> : : \"i\" (<a class=\"id\" href=\"#bit\">bit</a>) : : <a class=\"id\" href=\"#t_no\">t_no</a>);", 
"<span class=\"ts\"/><span class=\"ts\"/>return <a class=\"id\" href=\"#true\">true</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#t_no\">t_no</a>:", 
"<span class=\"ts\"/><span class=\"ts\"/>return <a class=\"id\" href=\"#false\">false</a>;", 
"#else", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#u8\">u8</a> <a class=\"id\" href=\"#flag\">flag</a>;", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Open-coded due to __stringify() in ALTERNATIVE() */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#asm\">asm</a> volatile(\"1: movb $0,%0\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"2:\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".section .altinstructions,\\\"a\\\"\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     <a class=\"id\" href=\"#_ASM_ALIGN\">_ASM_ALIGN</a> \"\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     <a class=\"id\" href=\"#_ASM_PTR\">_ASM_PTR</a> \"1b\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     <a class=\"id\" href=\"#_ASM_PTR\">_ASM_PTR</a> \"3f\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \" .word %P1\\n\"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* feature bit */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \" .byte 2b - 1b\\n\"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* source len */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \" .byte 4f - 3f\\n\"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* replacement len */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".previous\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".section .discard,\\\"aw\\\",@progbits\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \" .byte 0xff + (4f-3f) - (2b-1b)\\n\" <span class=\"comment\">/* size check */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".previous\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".section .altinstr_replacement,\\\"ax\\\"\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"3: movb $1,%0\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"4:\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \".previous\\n\"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     : \"=qm\" (<a class=\"id\" href=\"#flag\">flag</a>) : \"i\" (<a class=\"id\" href=\"#bit\">bit</a>));", 
"<span class=\"ts\"/><span class=\"ts\"/>return <a class=\"id\" href=\"#flag\">flag</a>;", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"}", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#static_cpu_has\">static_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"(<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__builtin_constant_p\">__builtin_constant_p</a>(<a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>)) ?<span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>) :<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__builtin_constant_p\">__builtin_constant_p</a>(<a class=\"id\" href=\"#bit\">bit</a>) ?<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#__static_cpu_has\">__static_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>) :<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>)<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
")", 
"#else", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * gcc 3.x is too stupid to do the static test; fall back to dynamic.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#static_cpu_has\">static_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>) <a class=\"id\" href=\"#boot_cpu_has\">boot_cpu_has</a>(<a class=\"id\" href=\"#bit\">bit</a>)", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* defined(__KERNEL__) &amp;&amp; !defined(__ASSEMBLY__) */</span>", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* _ASM_X86_CPUFEATURE_H */</span>", 
];
xr_frag_insert('l/a0/16621bf2caee17ff7b0e0dbd425ec52e5be02f.xr', __xr_tmp);
