# Memory to Memory Data Transfer

The aim of the project is to implement the memory to memory data transfer by understanding the working of individual modules, implementation of the modules and verify the data path and control path with timing diagrams using verilog.


### Block Diagram of Memory to Memory Transfer
<p align="center">
  <img src="https://github.com/chaitanyakasaraneni/memorytomemorytransfer/blob/master/mem2mem.PNG">
</p>
