$date
	Sun Oct 23 09:15:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#278873
b100 !
1"
#278874
b100 &
b100 %
1$
#278875
0"
#278878
b10 &
b10 %
#278882
b1 &
b1 %
1#
#278886
b0 &
0#
b0 %
0$
#1359201
b10100 !
1"
#1359202
b10100 &
b10100 %
1$
#1359203
0"
#1359206
b1010 &
b1010 %
#1359210
b101 &
b101 %
#1359214
b10000 &
b10000 %
#1359218
b1000 &
b1000 %
#1359222
b100 &
b100 %
#1359226
b10 &
b10 %
#1359230
b1 &
1#
b1 %
#1359234
b0 &
b0 %
0#
0$
#2273741
b10110 !
1"
#2273742
b10110 &
b10110 %
1$
#2273743
0"
#2273746
b1011 &
b1011 %
#2273750
b100010 &
b100010 %
#2273754
b10001 &
b10001 %
#2273758
b110100 &
b110100 %
#2273762
b11010 &
b11010 %
#2273766
b1101 &
b1101 %
#2273770
b101000 &
b101000 %
#2273774
b10100 &
b10100 %
#2273778
b1010 &
b1010 %
#2273782
b101 &
b101 %
#2273786
b10000 &
b10000 %
#2273790
b1000 &
b1000 %
#2273794
b100 &
b100 %
#2273798
b10 &
b10 %
#2273802
b1 &
b1 %
1#
#2273806
b0 &
0#
b0 %
0$
#4500012
