jpdchn = 0
jpdfilepath = ./file/jpeg/vencchn0_3840x2160.jpg
jpdfr = 30
jpdbindtype = 4
sclisprealtime0usesclid = 0
sclyuvrealtime0usesclid = 0
sclrdma0usesclid = 0x7f
sclrotrdmausesclid = 0
sclrdma0infilepath = NULL
sclrdma0infilew = 0
sclrdma0infileh = 0
sclrdma0infilepixel = YUV422YUYV
sclrotrdmainfilepath = NULL
sclrotrdmainfilew = 0
sclrotrdmainfileh = 0
sclrotrdmainfilepixel = YUV422YUYV
sclrot = 0
scl0use = 1
scl0portcropx = 0
scl0portcropy = 0
scl0portcropw = 0
scl0portcroph = 0
scl0mirror = 0
scl0flip = 0
scl0w = 2562
scl0h = 1442
scl0pixel = YUV420SPNV12
scl0bindtype = 1
scl0encodefps = 30
scl0userdepth = 2
scl0depth = 4
scl0OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl0dumpbuffnum = 4
scl1use = 1
scl1portcropx = 0
scl1portcropy = 0
scl1portcropw = 0
scl1portcroph = 0
scl1mirror = 0
scl1flip = 0
scl1w = 1934
scl1h = 1180
scl1pixel = YUV420SPNV12
scl1bindtype = 1
scl1OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl1dumpbuffnum = 4
scl1userdepth = 2
scl1depth = 4
scl2use = 1
scl2portcropx = 0
scl2portcropy = 0
scl2portcropw = 0
scl2portcroph = 0
scl2mirror = 0
scl2flip = 0
scl2w = 1282
scl2h = 722
scl2pixel = YUV420SPNV12
scl2bindtype = 1
scl2OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl2dumpbuffnum = 4
scl2userdepth = 2
scl2depth = 4
scl3use = 1
scl3portcropx = 0
scl3portcropy = 0
scl3portcropw = 0
scl3portcroph = 0
scl3mirror = 0
scl3flip = 0
scl3w = 722
scl3h = 574
scl3pixel = YUV420SPNV12
scl3bindtype = 1
scl3OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl3dumpbuffnum = 4
scl3userdepth = 2
scl3depth = 4
scl4use = 1
scl4portcropx = 0
scl4portcropy = 0
scl4portcropw = 0
scl4portcroph = 0
scl4mirror = 0
scl4flip = 0
scl4w = 642
scl4h = 482
scl4pixel = YUV420SPNV12
scl4bindtype = 1
scl4OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl4dumpbuffnum = 4
scl4userdepth = 2
scl4depth = 4
scl5use = 1
scl5portcropx = 0
scl5portcropy = 0
scl5portcropw = 0
scl5portcroph = 0
scl5mirror = 0
scl5flip = 0
scl5w = 352
scl5h = 286
scl5pixel = YUV420SPNV12
scl5bindtype = 1
scl5userdepth = 2
scl5depth = 4
scl5OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl5dumpbuffnum = 4
scl6use = 1
scl6portcropx = 0
scl6portcropy = 0
scl6portcropw = 0
scl6portcroph = 0
scl6mirror = 0
scl6flip = 0
scl6w = 2562
scl6h = 1442
scl6pixel = YUV420SPNV12
scl6bindtype = 1
scl6encodetype = 0
scl6userdepth = 2
scl6depth = 4
scl6OutPutPath="./out/mochi/FPGA/scl/common/jpdimi"
scl6dumpbuffnum = 4
scl5md5 = {7cf66da75bfb3c6ee146f1ddc271aa05,	ed155eb0112fe6be6040cceebd9455d3,	38ba775e6b22ee69e609c6afd115e04c,	}
scl4md5 = {0723816ef2eb0ba2262651b6d0cdf931,	67cc2b8305a827fd210bad498a71632a,	5dcacc5e776f0bfb663d82a09282a073,	}
scl3md5 = {bde753d2f5b2f4d2aba027f670ec577b,	57042e4256e682e648bdb07204ea2069,	bd7437fd6c042b310bfbb0bf064c9aac,	}
scl2md5 = {4e523790f30ca73816220f251a008df0,	b8241299c5306a59fd9f72f61b8a2195,	186b11a9d9ca0924cf55033e9eaf0695,	}
scl1md5 = {789b595da7377505151900480ec7ec3f,	a6e9d2acb6e3f49ec6263d5056dc3719,	a9acbe68b6397e1a0ad94637cff70209,	}
scl0md5 = {5e5b28e157eb85231a48727748abbe40,	c4e972395dee38f178752d268a63a04f,	}
scl6md5 = "{5e5b28e157eb85231a48727748abbe40,\
	c4e972395dee38f178752d268a63a04f,\
	}"
