Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  6 22:37:59 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: processer/PYNQ_wrap_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[38] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.751        0.000                      0                  386        0.153        0.000                      0                  386        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                         ------------       ----------      --------------
clk_fpga_0                                    {0.000 5.000}      10.000          100.000         
processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_PYNQ_wrap_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_PYNQ_wrap_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                      7.845        0.000                       0                     1  
processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_PYNQ_wrap_clk_wiz_0_0                    2.751        0.000                      0                  386        0.153        0.000                      0                  386        4.500        0.000                       0                   228  
  clkfbout_PYNQ_wrap_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/PYNQ_wrap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PYNQ_wrap_clk_wiz_0_0
  To Clock:  clk_out1_PYNQ_wrap_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.842ns (19.158%)  route 3.553ns (80.842%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     4.500    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y114        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDCE (Prop_fdce_C_Q)         0.419     4.919 r  ConvAccel/inputBuffer/rbin_reg_rep[1]/Q
                         net (fo=18, routed)          0.909     5.828    ConvAccel/inputBuffer/mem_reg_0_63_12_14/ADDRB1
    SLICE_X26Y115        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.127 r  ConvAccel/inputBuffer/mem_reg_0_63_12_14/RAMB/O
                         net (fo=6, routed)           2.644     8.771    ConvAccel/controller/o_rdata[13]
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  ConvAccel/controller/MULTIPLICAND_INPUT[45]_i_1/O
                         net (fo=1, routed)           0.000     8.895    ConvAccel/controller/MULTIPLICAND_INPUT[45]_i_1_n_0
    SLICE_X32Y103        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.653    11.653    ConvAccel/controller/Clk
    SLICE_X32Y103        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/C
                         clock pessimism             -0.010    11.643    
                         clock uncertainty           -0.074    11.569    
    SLICE_X32Y103        FDCE (Setup_fdce_C_D)        0.077    11.646    ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.842ns (19.403%)  route 3.498ns (80.597%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     4.500    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y114        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDCE (Prop_fdce_C_Q)         0.419     4.919 r  ConvAccel/inputBuffer/rbin_reg_rep[1]/Q
                         net (fo=18, routed)          1.210     6.129    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X26Y113        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.428 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=6, routed)           2.288     8.716    ConvAccel/controller/o_rdata[4]
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  ConvAccel/controller/MULTIPLICAND_INPUT[4]_i_1/O
                         net (fo=1, routed)           0.000     8.840    ConvAccel/controller/MULTIPLICAND_INPUT[4]_i_1_n_0
    SLICE_X39Y101        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X39Y101        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)        0.029    11.599    ConvAccel/controller/MULTIPLICAND_INPUT_reg[4]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.842ns (19.394%)  route 3.500ns (80.606%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     4.500    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y114        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDCE (Prop_fdce_C_Q)         0.419     4.919 r  ConvAccel/inputBuffer/rbin_reg_rep[1]/Q
                         net (fo=18, routed)          1.210     6.129    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X26Y113        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.428 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=6, routed)           2.290     8.718    ConvAccel/controller/o_rdata[4]
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  ConvAccel/controller/MULTIPLIER_INPUT[36]_i_1/O
                         net (fo=1, routed)           0.000     8.842    ConvAccel/controller/MULTIPLIER_INPUT[36]_i_1_n_0
    SLICE_X39Y101        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X39Y101        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[36]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)        0.031    11.601    ConvAccel/controller/MULTIPLIER_INPUT_reg[36]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.580ns (13.401%)  route 3.748ns (86.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.748     8.705    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.829 r  ConvAccel/controller/MULTIPLICAND_INPUT[44]_i_1/O
                         net (fo=1, routed)           0.000     8.829    ConvAccel/controller/MULTIPLICAND_INPUT[44]_i_1_n_0
    SLICE_X33Y103        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.653    11.653    ConvAccel/controller/Clk
    SLICE_X33Y103        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[44]/C
                         clock pessimism             -0.010    11.643    
                         clock uncertainty           -0.074    11.569    
    SLICE_X33Y103        FDCE (Setup_fdce_C_D)        0.029    11.598    ConvAccel/controller/MULTIPLICAND_INPUT_reg[44]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.842ns (19.463%)  route 3.484ns (80.537%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     4.500    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y114        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDCE (Prop_fdce_C_Q)         0.419     4.919 r  ConvAccel/inputBuffer/rbin_reg_rep[1]/Q
                         net (fo=18, routed)          1.210     6.129    ConvAccel/inputBuffer/mem_reg_0_63_3_5/ADDRB1
    SLICE_X26Y113        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.428 r  ConvAccel/inputBuffer/mem_reg_0_63_3_5/RAMB/O
                         net (fo=6, routed)           2.274     8.702    ConvAccel/controller/o_rdata[4]
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     8.826 r  ConvAccel/controller/MULTIPLIER_INPUT[20]_i_1/O
                         net (fo=1, routed)           0.000     8.826    ConvAccel/controller/MULTIPLIER_INPUT[20]_i_1_n_0
    SLICE_X38Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.653    11.653    ConvAccel/controller/Clk
    SLICE_X38Y106        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[20]/C
                         clock pessimism             -0.010    11.643    
                         clock uncertainty           -0.074    11.569    
    SLICE_X38Y106        FDCE (Setup_fdce_C_D)        0.081    11.650    ConvAccel/controller/MULTIPLIER_INPUT_reg[20]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.580ns (13.483%)  route 3.722ns (86.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.722     8.679    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.803 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_1/O
                         net (fo=1, routed)           0.000     8.803    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X34Y103        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[47]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.079    11.649    ConvAccel/controller/MULTIPLIER_INPUT_reg[47]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.580ns (13.536%)  route 3.705ns (86.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.705     8.662    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  ConvAccel/controller/MULTIPLIER_INPUT[46]_i_1/O
                         net (fo=1, routed)           0.000     8.786    ConvAccel/controller/MULTIPLIER_INPUT[46]_i_1_n_0
    SLICE_X34Y103        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X34Y103        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[46]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X34Y103        FDCE (Setup_fdce_C_D)        0.079    11.649    ConvAccel/controller/MULTIPLIER_INPUT_reg[46]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.714%)  route 3.649ns (86.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.649     8.607    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.731 r  ConvAccel/controller/MULTIPLICAND_INPUT[36]_i_1/O
                         net (fo=1, routed)           0.000     8.731    ConvAccel/controller/MULTIPLICAND_INPUT[36]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.700    11.700    ConvAccel/controller/Clk
    SLICE_X31Y101        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[36]/C
                         clock pessimism             -0.010    11.690    
                         clock uncertainty           -0.074    11.616    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.029    11.645    ConvAccel/controller/MULTIPLICAND_INPUT_reg[36]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.580ns (14.009%)  route 3.560ns (85.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.560     8.517    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  ConvAccel/controller/MULTIPLICAND_INPUT[8]_i_1/O
                         net (fo=1, routed)           0.000     8.641    ConvAccel/controller/MULTIPLICAND_INPUT[8]_i_1_n_0
    SLICE_X37Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X37Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[8]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)        0.031    11.601    ConvAccel/controller/MULTIPLICAND_INPUT_reg[8]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@10.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.580ns (13.998%)  route 3.563ns (86.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.802     1.802    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.926 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.591     2.517    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.618 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.883     4.501    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDPE (Prop_fdpe_C_Q)         0.456     4.957 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=121, routed)         3.563     8.521    ConvAccel/controller/RDloopcnt_reg[0]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.124     8.645 r  ConvAccel/controller/MULTIPLICAND_INPUT[35]_i_1/O
                         net (fo=1, routed)           0.000     8.645    ConvAccel/controller/MULTIPLICAND_INPUT[35]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    11.770    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.654    11.654    ConvAccel/controller/Clk
    SLICE_X32Y100        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/C
                         clock pessimism             -0.010    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.077    11.647    ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  3.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ConvAccel/controller/RDloopcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/RDloopcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.638     0.638    ConvAccel/controller/Clk
    SLICE_X33Y110        FDCE                                         r  ConvAccel/controller/RDloopcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDCE (Prop_fdce_C_Q)         0.141     0.779 r  ConvAccel/controller/RDloopcnt_reg[3]/Q
                         net (fo=6, routed)           0.100     0.879    ConvAccel/controller/RDloopcnt_reg[3]
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.045     0.924 r  ConvAccel/controller/RDloopcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.924    ConvAccel/controller/RDloopcnt[4]_i_2_n_0
    SLICE_X32Y110        FDCE                                         r  ConvAccel/controller/RDloopcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.909     0.909    ConvAccel/controller/Clk
    SLICE_X32Y110        FDCE                                         r  ConvAccel/controller/RDloopcnt_reg[4]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.120     0.771    ConvAccel/controller/RDloopcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq1_wgray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.611     0.611    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.213     0.870    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.896 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.652     1.548    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y112        FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  ConvAccel/inputBuffer/rq1_wgray_reg[0]/Q
                         net (fo=1, routed)           0.117     1.806    ConvAccel/inputBuffer/rq1_wgray[0]
    SLICE_X28Y112        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.890     0.890    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     0.946 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.237     1.183    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.212 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.926     2.138    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y112        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[0]/C
                         clock pessimism             -0.554     1.584    
    SLICE_X28Y112        FDCE (Hold_fdce_C_D)         0.066     1.650    ConvAccel/inputBuffer/rq2_wgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq1_wgray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.611     0.611    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.213     0.870    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.896 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.655     1.551    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y112        FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.141     1.692 r  ConvAccel/inputBuffer/rq1_wgray_reg[3]/Q
                         net (fo=1, routed)           0.117     1.808    ConvAccel/inputBuffer/rq1_wgray[3]
    SLICE_X28Y112        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.890     0.890    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     0.946 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.237     1.183    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.212 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.926     2.138    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y112        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[3]/C
                         clock pessimism             -0.587     1.551    
    SLICE_X28Y112        FDCE (Hold_fdce_C_D)         0.072     1.623    ConvAccel/inputBuffer/rq2_wgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ConvAccel/controller/Mloopcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/Mloopcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.639     0.639    ConvAccel/controller/Clk
    SLICE_X33Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  ConvAccel/controller/Mloopcnt_reg[0]/Q
                         net (fo=7, routed)           0.133     0.913    ConvAccel/controller/Mloopcnt_reg[0]
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.958 r  ConvAccel/controller/Mloopcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.958    ConvAccel/controller/Mloopcnt[2]
    SLICE_X32Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.910     0.910    ConvAccel/controller/Clk
    SLICE_X32Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[2]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X32Y107        FDCE (Hold_fdce_C_D)         0.120     0.772    ConvAccel/controller/Mloopcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLY_START_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.185%)  route 0.164ns (53.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.640     0.640    ConvAccel/controller/Clk
    SLICE_X33Y106        FDCE                                         r  ConvAccel/controller/MULTIPLY_START_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  ConvAccel/controller/MULTIPLY_START_reg[1]/Q
                         net (fo=4, routed)           0.164     0.945    ConvAccel/matrixAccel/genblk3[1].inputMulti/mStart_conncetor[0]
    DSP48_X2Y42          DSP48E1                                      r  ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         1.001     1.001    ConvAccel/matrixAccel/genblk3[1].inputMulti/Clk
    DSP48_X2Y42          DSP48E1                                      r  ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
                         clock pessimism             -0.238     0.763    
    DSP48_X2Y42          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     0.759    ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ConvAccel/controller/Mloopcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/Mloopcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.639     0.639    ConvAccel/controller/Clk
    SLICE_X33Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  ConvAccel/controller/Mloopcnt_reg[0]/Q
                         net (fo=7, routed)           0.137     0.917    ConvAccel/controller/Mloopcnt_reg[0]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.962 r  ConvAccel/controller/Mloopcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.962    ConvAccel/controller/Mloopcnt[3]
    SLICE_X32Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.910     0.910    ConvAccel/controller/Clk
    SLICE_X32Y107        FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[3]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X32Y107        FDCE (Hold_fdce_C_D)         0.121     0.773    ConvAccel/controller/Mloopcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.773%)  route 0.130ns (41.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.611     0.611    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.213     0.870    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.896 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.654     1.550    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X29Y115        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  ConvAccel/inputBuffer/rbin_reg[4]/Q
                         net (fo=6, routed)           0.130     1.821    ConvAccel/inputBuffer/rbin_reg[4]
    SLICE_X29Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  ConvAccel/inputBuffer/rgray[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    ConvAccel/inputBuffer/rgraynext[3]
    SLICE_X29Y114        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.890     0.890    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     0.946 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.237     1.183    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.212 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.925     2.137    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X29Y114        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[3]/C
                         clock pessimism             -0.572     1.565    
    SLICE_X29Y114        FDCE (Hold_fdce_C_D)         0.092     1.657    ConvAccel/inputBuffer/rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.641     0.641    ConvAccel/controller/Clk
    SLICE_X35Y102        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/Q
                         net (fo=3, routed)           0.118     0.900    ConvAccel/controller/multiplier_connector[9]
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.945 r  ConvAccel/controller/MULTIPLIER_INPUT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.945    ConvAccel/controller/MULTIPLIER_INPUT[9]_i_1_n_0
    SLICE_X35Y102        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.912     0.912    ConvAccel/controller/Clk
    SLICE_X35Y102        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[9]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X35Y102        FDCE (Hold_fdce_C_D)         0.092     0.733    ConvAccel/controller/MULTIPLIER_INPUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq1_wgray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.951%)  route 0.173ns (55.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.611     0.611    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.656 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.213     0.870    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.896 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.651     1.547    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y118        FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDCE (Prop_fdce_C_Q)         0.141     1.688 r  ConvAccel/inputBuffer/rq1_wgray_reg[5]/Q
                         net (fo=1, routed)           0.173     1.861    ConvAccel/inputBuffer/rq1_wgray[5]
    SLICE_X28Y116        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.890     0.890    ConvAccel/controller/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     0.946 r  ConvAccel/controller/rbin_rep[5]_i_4/O
                         net (fo=1, routed)           0.237     1.183    ConvAccel_n_3
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.212 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.923     2.135    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[5]/C
                         clock pessimism             -0.572     1.563    
    SLICE_X28Y116        FDCE (Hold_fdce_C_D)         0.072     1.635    ConvAccel/inputBuffer/rq2_wgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PYNQ_wrap_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PYNQ_wrap_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns - clk_out1_PYNQ_wrap_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.194%)  route 0.134ns (41.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.637     0.637    ConvAccel/controller/Clk
    SLICE_X39Y107        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/Q
                         net (fo=3, routed)           0.134     0.912    ConvAccel/controller/multiplier_connector[26]
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  ConvAccel/controller/MULTIPLIER_INPUT[26]_i_1/O
                         net (fo=1, routed)           0.000     0.957    ConvAccel/controller/MULTIPLIER_INPUT[26]_i_1_n_0
    SLICE_X39Y107        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PYNQ_wrap_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/PYNQ_wrap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/PYNQ_wrap_i/clk_wiz_0/inst/clk_out1_PYNQ_wrap_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=191, routed)         0.909     0.909    ConvAccel/controller/Clk
    SLICE_X39Y107        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/C
                         clock pessimism             -0.272     0.637    
    SLICE_X39Y107        FDCE (Hold_fdce_C_D)         0.092     0.729    ConvAccel/controller/MULTIPLIER_INPUT_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PYNQ_wrap_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   processer/PYNQ_wrap_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   rbin_reg_rep[5]_i_2/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y42      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y41      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y40      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y106    ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y105    ConvAccel/controller/FINALADD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y101    ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y107    ConvAccel/matrixAccel/genblk3[1].inputMulti/ready_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118    ConvAccel/inputBuffer/rgray_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118    ConvAccel/inputBuffer/rq1_wgray_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118    ConvAccel/inputBuffer/rq1_wgray_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118    ConvAccel/inputBuffer/rq2_wgray_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y101    ConvAccel/controller/MULTIPLICAND_INPUT_reg[36]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y114    ConvAccel/inputBuffer/rbin_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y113    ConvAccel/inputBuffer/rbin_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y114    ConvAccel/inputBuffer/rbin_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y114    ConvAccel/inputBuffer/rbin_reg_rep[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y113    ConvAccel/inputBuffer/rbin_reg_rep[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y111    ConvAccel/inputBuffer/rgray_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y101    ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y107    ConvAccel/matrixAccel/genblk3[1].inputMulti/ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y102    ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y103    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y103    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y103    ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PYNQ_wrap_clk_wiz_0_0
  To Clock:  clkfbout_PYNQ_wrap_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PYNQ_wrap_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   processer/PYNQ_wrap_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/PYNQ_wrap_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



