(pcb C:\Users\krisp\Documents\Coriolis\GitHub\EurorackModules\Corona\hardware\Corona_KiCad\collateral\Corona_mainBoard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.2)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  38000 -108000  0 -108000  0 0  38000 0  38000 -108000)
    )
    (plane /gnd (polygon B.Cu 0  0 -108000  0 0  38000 0  38000 -108000  0 -108000))
    (plane /gnd (polygon F.Cu 0  38000 -108000  38000 0  0 0  0 -108000  38000 -108000))
    (keepout "" (polygon signal 0  18302.3 -2020.3  16916.2 -2182.31  15558.4 -2504.13  14247 -2981.41
            13000 -3607.7  11834.1 -4374.52  10765.1 -5271.52  9807.47 -6286.55
            8974.15 -7405.89  8276.41 -8614.41  7723.69 -9895.76  7323.46 -11232.6
            7081.14 -12606.9  7000 -14000  7081.14 -15393.1  7323.46 -16767.4
            7723.69 -18104.2  8276.41 -19385.6  8974.15 -20594.1  9807.47 -21713.5
            10765.1 -22728.5  11834.1 -23625.5  13000 -24392.3  14247 -25018.6
            15558.4 -25495.9  16916.2 -25817.7  18302.3 -25979.7  19697.7 -25979.7
            21083.8 -25817.7  22441.6 -25495.9  23753 -25018.6  25000 -24392.3
            26165.9 -23625.5  27234.9 -22728.5  28192.5 -21713.5  29025.9 -20594.1
            29723.6 -19385.6  30276.3 -18104.2  30676.5 -16767.4  30918.9 -15393.1
            31000 -14000  30918.9 -12606.9  30676.5 -11232.6  30276.3 -9895.76
            29723.6 -8614.41  29025.9 -7405.89  28192.5 -6286.55  27234.9 -5271.52
            26165.9 -4374.52  25000 -3607.7  23753 -2981.41  22441.6 -2504.13
            21083.8 -2182.31  19697.7 -2020.3  18302.3 -2020.3))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3.2mm_M3
      (place M6 19000 -29500 front 0 (PN MountingHole_3.2mm_M3))
      (place M5 7500 -3500 front 0 (PN MountingHole_3.2mm_M3))
      (place REF** 19000 -69000 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place M4 30500 -3500 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U5 27500 -55760 front 0 (PN TL074))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C1 36000 -33250 front 270 (PN 47nF))
      (place C7 2000 -91500 front 0 (PN 100nF))
      (place C9 25500 -93000 front 0 (PN 22nF))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (place C2 14000 -31000 front 180 (PN 47nF))
      (place C6 25500 -89000 front 0 (PN 100nF))
      (place C11 2000 -87500 front 0 (PN 100nF))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C3 34000 -44000 front 0 (PN "10uF (25V)"))
      (place C4 34000 -50000 front 0 (PN "10uF (25V)"))
      (place C10 18000 -40000 front 0 (PN 0.22uF))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (place C5 33500 -87000 front 0 (PN "1uF (25V)"))
      (place C8 33500 -80500 front 0 (PN "1uF (25V)"))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 13500 -83500 front 180 (PN IN4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D2 30160 -83500 front 180 (PN IN4001))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D4 23500 -44500 front 0 (PN IN4148))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D5 23500 -47500 front 0 (PN IN4148))
      (place D6 23500 -50500 front 0 (PN IN4148))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (place J3 2000 -1500 front 0 (PN Conn_01x10))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical
      (place J4 36000 -1500 front 0 (PN Conn_01x12))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (place J7 24080 -78540 back 270 (PN Conn_02x05_Odd_Even))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 12000 -38460 front 270 (PN BC547))
      (place Q3 30500 -38500 front 270 (PN BC547))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q2 7500 -41000 front 90 (PN BC547))
      (place Q4 26000 -41000 front 90 (PN BC557))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U1 3000 -55760 front 0 (PN TL074))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U2 13500 -87000 front 0 (PN TL072))
    )
    (component OptoDevice:PerkinElmer_VTL5C
      (place U3 36500 -100000 back 0 (PN VTL5C))
    )
    (component OptoDevice:PerkinElmer_VTL5C::1
      (place U7 16500 -100000 back 0 (PN VTL5C))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (place J9 7500 -35000 back 90 (PN Conn_01x10))
    )
    (component "Coriolis-KiCad:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder_smalltext"
      (place R2 25025 -28000 front 0 (PN 200K))
      (place R3 9025 -95500 front 180 (PN 200K))
      (place R4 22525 -54000 front 0 (PN 200K))
      (place R8 12475 -51000 front 0 (PN 10K))
      (place R9 30025 -24500 front 0 (PN 10K))
      (place R11 30025 -28000 front 0 (PN 10K))
      (place R12 16025 -54000 front 0 (PN 10K))
      (place R13 11475 -104500 front 180 (PN 10K))
      (place R18 22525 -64500 front 0 (PN 10K))
      (place R21 4025 -78500 front 0 (PN 10K))
      (place R23 25025 -31500 front 0 (PN 1M))
      (place R24 5025 -31000 front 0 (PN 220K))
      (place R26 16025 -61000 front 0 (PN 470K))
      (place R29 6475 -101000 front 0 (PN 10K))
      (place R31 6025 -48000 front 180 (PN 5K))
      (place R32 10525 -44500 front 0 (PN 1K))
      (place R35 16025 -64500 front 0 (PN 1K))
      (place R40 6525 -104500 front 0 (PN 100K))
      (place R41 20025 -48000 front 180 (PN 100K))
      (place R43 15025 -44500 front 0 (PN 5K))
    )
    (component "Coriolis-KiCad:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder_smalltext::1"
      (place R5 2525 -51000 front 0 (PN 200K))
      (place R6 11500 -101000 front 180 (PN 200K))
      (place R7 7475 -51000 front 0 (PN 200K))
      (place R10 16025 -57500 front 0 (PN 10K))
      (place R15 22525 -57500 front 0 (PN 10K))
      (place R16 22525 -61000 front 0 (PN 10K))
      (place R17 4025 -75000 front 0 (PN 10K))
      (place R19 32525 -104500 front 0 (PN 10K))
      (place R20 9525 -75000 front 0 (PN 10K))
      (place R22 9525 -78500 front 0 (PN 1K))
      (place R25 32475 -101000 front 0 (PN 100K))
      (place R27 28025 -75000 front 0 (PN 100K))
      (place R28 28025 -79000 front 0 (PN 1K))
      (place R30 7725 -23500 front 0 (PN 10K))
      (place R33 33025 -75000 front 0 (PN 1K))
      (place R34 6025 -44500 front 0 (PN 1M))
      (place R38 15025 -48000 front 180 (PN 10K))
      (place R42 20025 -44500 front 180 (PN 10K))
    )
    (component "Coriolis-KiCad:R_Axial_DIN0207_smalltext"
      (place R.fuse1 2000 -37380 back 90 (PN 10R))
      (place R.fuse2 2000 -27380 back 90 (PN 10R))
    )
  )
  (library
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  6250 1500  -1250 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x10_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -24600))
      (outline (path signal 50  1750 -24600  -1800 -24600))
      (outline (path signal 50  -1800 -24600  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -29210))
      (outline (path signal 100  1270 -29210  -1270 -29210))
      (outline (path signal 100  -1270 -29210  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -29270))
      (outline (path signal 120  -1330 -29270  1330 -29270))
      (outline (path signal 120  1330 -1270  1330 -29270))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -29700))
      (outline (path signal 50  1750 -29700  -1800 -29700))
      (outline (path signal 50  -1800 -29700  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (outline (path signal 100  5695 5100  5695 -15260))
      (outline (path signal 100  5145 4560  5145 -14700))
      (outline (path signal 100  -3155 5100  -3155 -15260))
      (outline (path signal 100  -2605 4560  -2605 -2830))
      (outline (path signal 100  -2605 -7330  -2605 -14700))
      (outline (path signal 100  -2605 -2830  -3155 -2830))
      (outline (path signal 100  -2605 -7330  -3155 -7330))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -15260  -3155 -15260))
      (outline (path signal 100  5145 -14700  -2605 -14700))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -15260  5145 -14700))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -15260  -2605 -14700))
      (outline (path signal 50  5950 5350  5950 -15510))
      (outline (path signal 50  5950 -15510  -3410 -15510))
      (outline (path signal 50  -3410 -15510  -3410 5350))
      (outline (path signal 50  -3410 5350  5950 5350))
      (outline (path signal 120  5945 5350  5945 -15510))
      (outline (path signal 120  5945 -15510  -3405 -15510))
      (outline (path signal 120  -3405 -15510  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image OptoDevice:PerkinElmer_VTL5C
      (outline (path signal 120  12510 -6910  12510 3110))
      (outline (path signal 120  2490 -6910  12510 -6910))
      (outline (path signal 120  2490 530  2490 -6910))
      (outline (path signal 120  5070 3110  2490 530))
      (outline (path signal 120  12510 3110  5070 3110))
      (outline (path signal 50  5000 3300  12700 3300))
      (outline (path signal 50  2530 830  5000 3300))
      (outline (path signal 50  2300 -7100  2300 -4630))
      (outline (path signal 50  12700 -7100  2300 -7100))
      (outline (path signal 50  12700 3300  12700 1470))
      (outline (path signal 100  700 -3550  2550 -2900))
      (outline (path signal 100  14300 640  12450 640))
      (outline (path signal 100  5100 3050  2550 500))
      (outline (path signal 100  2550 -6850  2550 500))
      (outline (path signal 100  12450 -6850  2550 -6850))
      (outline (path signal 100  12450 3050  12450 -6850))
      (outline (path signal 100  5100 3050  12450 3050))
      (outline (path signal 100  14300 -4440  12450 -4440))
      (outline (path signal 100  700 -250  2550 -900))
      (outline (path signal 50  -830 -4630  -830 830))
      (outline (path signal 50  2530 830  -830 830))
      (outline (path signal 50  2300 -4630  -830 -4630))
      (outline (path signal 50  15830 1470  12700 1470))
      (outline (path signal 50  15830 -5270  12700 -5270))
      (outline (path signal 50  15830 -5270  15830 1470))
      (outline (path signal 50  12700 -5270  12700 -7100))
      (pin RoundRect[A]Pad_1150x1150_288.594_um 1 0 0)
      (pin Round[A]Pad_1150_um 3 15000 640)
      (pin Round[A]Pad_1150_um 4 15000 -4440)
      (pin Round[A]Pad_1150_um 2 0 -3800)
    )
    (image OptoDevice:PerkinElmer_VTL5C::1
      (outline (path signal 50  12700 -5270  12700 -7100))
      (outline (path signal 50  15830 -5270  15830 1470))
      (outline (path signal 50  15830 -5270  12700 -5270))
      (outline (path signal 50  15830 1470  12700 1470))
      (outline (path signal 50  2300 -4630  -830 -4630))
      (outline (path signal 50  2530 830  -830 830))
      (outline (path signal 50  -830 -4630  -830 830))
      (outline (path signal 100  700 -250  2550 -900))
      (outline (path signal 100  14300 -4440  12450 -4440))
      (outline (path signal 100  5100 3050  12450 3050))
      (outline (path signal 100  12450 3050  12450 -6850))
      (outline (path signal 100  12450 -6850  2550 -6850))
      (outline (path signal 100  2550 -6850  2550 500))
      (outline (path signal 100  5100 3050  2550 500))
      (outline (path signal 100  14300 640  12450 640))
      (outline (path signal 100  700 -3550  2550 -2900))
      (outline (path signal 50  12700 3300  12700 1470))
      (outline (path signal 50  12700 -7100  2300 -7100))
      (outline (path signal 50  2300 -7100  2300 -4630))
      (outline (path signal 50  2530 830  5000 3300))
      (outline (path signal 50  5000 3300  12700 3300))
      (outline (path signal 120  12510 3110  5070 3110))
      (outline (path signal 120  5070 3110  2490 530))
      (outline (path signal 120  2490 530  2490 -6910))
      (outline (path signal 120  2490 -6910  12510 -6910))
      (outline (path signal 120  12510 -6910  12510 3110))
      (pin Round[A]Pad_1150_um 2 0 -3800)
      (pin Round[A]Pad_1150_um 4 15000 -4440)
      (pin Round[A]Pad_1150_um 3 15000 640)
      (pin RoundRect[A]Pad_1150x1150_288.594_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -24650  1800 1800))
      (outline (path signal 50  -1800 -24650  1800 -24650))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -24130  -1270 635))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  1270 1270  1270 -24130))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Coriolis-KiCad:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder_smalltext"
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -261.252 710  261.252 710))
      (outline (path signal 120  -261.252 -710  261.252 -710))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  1850 -950  -1850 -950))
      (pin RoundRect[T]Pad_1150x1400_250.95_um 1 -1025 0)
      (pin RoundRect[T]Pad_1150x1400_250.95_um 2 1025 0)
    )
    (image "Coriolis-KiCad:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder_smalltext::1"
      (outline (path signal 50  1850 -950  -1850 -950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 120  -261.252 -710  261.252 -710))
      (outline (path signal 120  -261.252 710  261.252 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_1150x1400_250.95_um 2 1025 0)
      (pin RoundRect[T]Pad_1150x1400_250.95_um 1 -1025 0)
    )
    (image "Coriolis-KiCad:R_Axial_DIN0207_smalltext"
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (padstack Round[A]Pad_1150_um
      (shape (circle F.Cu 1150))
      (shape (circle B.Cu 1150))
      (attach off)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1150x1150_288.594_um
      (shape (polygon F.Cu 0  337.614 571.71  386.205 558.69  431.797 537.43  473.005 508.576
            508.576 473.005  537.43 431.797  558.69 386.205  571.71 337.614
            576.094 287.5  576.094 -287.5  571.71 -337.614  558.69 -386.205
            537.43 -431.797  508.576 -473.005  473.005 -508.576  431.797 -537.43
            386.205 -558.69  337.614 -571.71  287.5 -576.094  -287.5 -576.094
            -337.614 -571.71  -386.205 -558.69  -431.797 -537.43  -473.005 -508.576
            -508.576 -473.005  -537.43 -431.797  -558.69 -386.205  -571.71 -337.614
            -576.094 -287.5  -576.094 287.5  -571.71 337.614  -558.69 386.205
            -537.43 431.797  -508.576 473.005  -473.005 508.576  -431.797 537.43
            -386.205 558.69  -337.614 571.71  -287.5 576.094  287.5 576.094
            337.614 571.71))
      (shape (polygon B.Cu 0  337.614 571.71  386.205 558.69  431.797 537.43  473.005 508.576
            508.576 473.005  537.43 431.797  558.69 386.205  571.71 337.614
            576.094 287.5  576.094 -287.5  571.71 -337.614  558.69 -386.205
            537.43 -431.797  508.576 -473.005  473.005 -508.576  431.797 -537.43
            386.205 -558.69  337.614 -571.71  287.5 -576.094  -287.5 -576.094
            -337.614 -571.71  -386.205 -558.69  -431.797 -537.43  -473.005 -508.576
            -508.576 -473.005  -537.43 -431.797  -558.69 -386.205  -571.71 -337.614
            -576.094 -287.5  -576.094 287.5  -571.71 337.614  -558.69 386.205
            -537.43 431.797  -508.576 473.005  -473.005 508.576  -431.797 537.43
            -386.205 558.69  -337.614 571.71  -287.5 576.094  287.5 576.094
            337.614 571.71))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1150x1400_250.95_um
      (shape (polygon F.Cu 0  368.578 697.139  410.831 685.817  450.476 667.33  486.309 642.24
            517.24 611.309  542.33 575.476  560.817 535.831  572.139 493.578
            575.951 450.001  575.951 -450.001  572.139 -493.578  560.817 -535.831
            542.33 -575.476  517.24 -611.309  486.309 -642.24  450.476 -667.33
            410.831 -685.817  368.578 -697.139  325.001 -700.951  -325.001 -700.951
            -368.578 -697.139  -410.831 -685.817  -450.476 -667.33  -486.309 -642.24
            -517.24 -611.309  -542.33 -575.476  -560.817 -535.831  -572.139 -493.578
            -575.951 -450.001  -575.951 450.001  -572.139 493.578  -560.817 535.831
            -542.33 575.476  -517.24 611.309  -486.309 642.24  -450.476 667.33
            -410.831 685.817  -368.578 697.139  -325.001 700.951  325.001 700.951
            368.578 697.139))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /tube.2
      (pins C1-1 J9-2 R23-2)
    )
    (net /tube.in
      (pins U5-7 C1-2 C9-2 R30-1)
    )
    (net /tube.1
      (pins C2-2 J9-1 R24-1)
    )
    (net /tube.7
      (pins C2-1 J9-5 R26-2)
    )
    (net /+12V
      (pins U5-4 C3-1 C6-1 D4-2 J3-1 Q2-1 Q3-1 U1-4 U2-8 J9-9 R21-2 R24-2 R27-2 R.fuse1-1)
    )
    (net /gnd
      (pins U5-3 U5-10 C3-2 C4-1 C6-2 C7-1 C10-2 D1-2 D2-1 J3-2 J7-3 J7-4 J7-5 J7-6
        J7-7 J7-8 U7-3 J9-7 R15-1 R16-1 R17-1 R22-1 R25-1 R29-2 R31-1 R32-1 R40-1
        R41-1 R43-1)
    )
    (net "/-12V"
      (pins U5-11 C4-2 C7-2 J3-3 U1-11 U2-4 J9-8 R.fuse2-1)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R28-2)
    )
    (net /tube.6
      (pins C5-1 J9-4 R27-1)
    )
    (net /tube.out
      (pins C8-2 R33-2 R38-2)
    )
    (net /R.gain.1
      (pins U5-1 C8-1 J4-1)
    )
    (net /led.fb.in
      (pins C9-1 J3-9 Q1-3 R32-2)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 Q3-3 R41-2 R42-2)
    )
    (net /audio.out
      (pins U5-13 U5-14 C11-2 J3-6 J9-10)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 U7-4)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 J7-9 J7-10 R.fuse1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 J7-1 J7-2 R.fuse2-2)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 D5-2)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 D6-2)
    )
    (net /led.clip.in
      (pins D6-1 J3-7 Q4-3)
    )
    (net /audio.in
      (pins U5-5 J3-5)
    )
    (net /led.clip.out
      (pins J3-8 Q4-1 R43-2)
    )
    (net /led.fb.out
      (pins J3-10 R31-2)
    )
    (net /R.gain.3
      (pins U5-2 J4-2 R28-1)
    )
    (net /fb.cv.in
      (pins J4-3 R4-2)
    )
    (net /fb.cv.level
      (pins J4-4 U1-5)
    )
    (net /fb.level
      (pins J4-5 R11-2)
    )
    (net /drv.cv.in
      (pins J4-6 R2-2)
    )
    (net /drv.cv.level
      (pins J4-7 U1-3)
    )
    (net /drv.level
      (pins J4-8 R8-2)
    )
    (net /tone.cv.in
      (pins J4-9 R3-2)
    )
    (net /tone.cv.level
      (pins J4-10 U2-3)
    )
    (net /tone.level
      (pins J4-11 R9-2)
    )
    (net /tube.8
      (pins J4-12 U3-3 J9-6 R23-1 R26-1)
    )
    (net "Net-(Q1-Pad1)"
      (pins U5-8 U5-12 Q1-1 R35-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 Q2-3)
    )
    (net "Net-(Q2-Pad2)"
      (pins Q2-2 R34-2)
    )
    (net "Net-(Q3-Pad2)"
      (pins Q3-2 R38-1)
    )
    (net "Net-(Q4-Pad2)"
      (pins Q4-2 R42-1)
    )
    (net "Net-(R2-Pad1)"
      (pins U1-2 R2-1 R5-2)
    )
    (net "Net-(R3-Pad1)"
      (pins U2-2 R3-1 R6-2)
    )
    (net "Net-(R4-Pad1)"
      (pins U1-6 R4-1 R7-2)
    )
    (net "Net-(R12-Pad2)"
      (pins U1-1 R5-1 R12-2)
    )
    (net "Net-(R13-Pad2)"
      (pins U2-1 R6-1 R13-2)
    )
    (net "Net-(R10-Pad2)"
      (pins U1-7 R7-1 R10-2)
    )
    (net /+1V
      (pins U1-12 U2-5 R8-1 R9-1 R12-1 R13-1 R21-1 R22-2)
    )
    (net "Net-(R10-Pad1)"
      (pins U1-10 R10-1 R11-1)
    )
    (net "Net-(R15-Pad2)"
      (pins U1-9 R15-2 R18-2)
    )
    (net "Net-(R16-Pad2)"
      (pins U1-13 R16-2 R19-2)
    )
    (net "Net-(R17-Pad2)"
      (pins U2-6 R17-2 R20-2)
    )
    (net /cv.fb
      (pins U1-8 R18-1 R34-1)
    )
    (net /cv.drv
      (pins U1-14 U3-2 R19-1)
    )
    (net /cv.tone
      (pins U2-7 U7-2 R20-1)
    )
    (net "Net-(R25-Pad2)"
      (pins U3-1 R25-2)
    )
    (net "Net-(R29-Pad1)"
      (pins U5-6 R29-1 R30-2)
    )
    (net "Net-(R33-Pad1)"
      (pins U5-9 R33-1 R35-2)
    )
    (net "Net-(R40-Pad2)"
      (pins U7-1 R40-2)
    )
    (net /tube.3
      (pins U3-4 J9-3)
    )
    (class kicad_default "" /+12V /+1V "/-12V" /R.gain.1 /R.gain.3 /audio.in
      /audio.out /cv.drv /cv.fb /cv.tone /drv.cv.in /drv.cv.level /drv.level
      /fb.cv.in /fb.cv.level /fb.level /gnd /led.clip.in /led.clip.out /led.fb.in
      /led.fb.out /tone.cv.in /tone.cv.level /tone.level /tube.1 /tube.2 /tube.3
      /tube.6 /tube.7 /tube.8 /tube.in /tube.out "Net-(C10-Pad1)" "Net-(C11-Pad1)"
      "Net-(C5-Pad2)" "Net-(D1-Pad1)" "Net-(D2-Pad2)" "Net-(D4-Pad1)" "Net-(D5-Pad1)"
      "Net-(Q1-Pad1)" "Net-(Q1-Pad2)" "Net-(Q2-Pad2)" "Net-(Q3-Pad2)" "Net-(Q4-Pad2)"
      "Net-(R10-Pad1)" "Net-(R10-Pad2)" "Net-(R12-Pad2)" "Net-(R13-Pad2)"
      "Net-(R15-Pad2)" "Net-(R16-Pad2)" "Net-(R17-Pad2)" "Net-(R2-Pad1)" "Net-(R25-Pad2)"
      "Net-(R29-Pad1)" "Net-(R3-Pad1)" "Net-(R33-Pad1)" "Net-(R4-Pad1)" "Net-(R40-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
