Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  7 21:56:48 2019
| Host         : LAPTOP-SR0LD7J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Color_Detection_timing_summary_routed.rpt -pb Color_Detection_timing_summary_routed.pb -rpx Color_Detection_timing_summary_routed.rpx -warn_on_violation
| Design       : Color_Detection
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.330     -371.854                    177                 1196        0.080        0.000                      0                 1196        4.500        0.000                       0                   524  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin       -8.330     -371.854                    177                 1196        0.080        0.000                      0                 1196        4.500        0.000                       0                   524  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :          177  Failing Endpoints,  Worst Slack       -8.330ns,  Total Violation     -371.854ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.330ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.295ns  (logic 8.900ns (48.648%)  route 9.395ns (51.352%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    18.586 r  addr2/P[4]
                         net (fo=4, routed)           1.030    19.616    addr2_n_101
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124    19.740 r  addr[11]_i_30/O
                         net (fo=1, routed)           0.000    19.740    addr[11]_i_30_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.253 r  addr_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.253    addr_reg[11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  addr_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.370    addr_reg[15]_i_21_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.589 r  addr_reg[16]_i_33/O[0]
                         net (fo=2, routed)           0.357    20.946    addr_reg[16]_i_33_n_7
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.295    21.241 r  addr[15]_i_14/O
                         net (fo=2, routed)           0.612    21.853    addr[15]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.977 r  addr[15]_i_18/O
                         net (fo=1, routed)           0.000    21.977    addr[15]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.510 r  addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.510    addr_reg[15]_i_3_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.729 r  addr_reg[16]_i_5/O[0]
                         net (fo=1, routed)           0.346    23.075    addr[16]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.295    23.370 r  addr[16]_i_2/O
                         net (fo=1, routed)           0.000    23.370    addr[16]_i_2_n_0
    SLICE_X55Y18         FDRE                                         r  addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.442    14.783    clock_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  addr_reg[16]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.032    15.040    addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -23.370    
  -------------------------------------------------------------------
                         slack                                 -8.330    

Slack (VIOLATED) :        -8.189ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.152ns  (logic 8.743ns (48.167%)  route 9.409ns (51.833%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.481 r  addr_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.439    22.921    addr[9]
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.306    23.227 r  addr[9]_i_1/O
                         net (fo=1, routed)           0.000    23.227    addr[9]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.441    14.782    clock_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  addr_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    15.038    addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -23.227    
  -------------------------------------------------------------------
                         slack                                 -8.189    

Slack (VIOLATED) :        -8.184ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 8.803ns (48.511%)  route 9.343ns (51.489%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    18.586 r  addr2/P[4]
                         net (fo=4, routed)           1.030    19.616    addr2_n_101
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124    19.740 r  addr[11]_i_30/O
                         net (fo=1, routed)           0.000    19.740    addr[11]_i_30_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.253 r  addr_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.253    addr_reg[11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  addr_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.370    addr_reg[15]_i_21_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.589 r  addr_reg[16]_i_33/O[0]
                         net (fo=2, routed)           0.357    20.946    addr_reg[16]_i_33_n_7
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.295    21.241 r  addr[15]_i_14/O
                         net (fo=2, routed)           0.612    21.853    addr[15]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.977 r  addr[15]_i_18/O
                         net (fo=1, routed)           0.000    21.977    addr[15]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.620 r  addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.295    22.915    addr[15]
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.307    23.222 r  addr[15]_i_1/O
                         net (fo=1, routed)           0.000    23.222    addr[15]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.441    14.782    clock_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  addr_reg[15]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    15.038    addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -23.222    
  -------------------------------------------------------------------
                         slack                                 -8.184    

Slack (VIOLATED) :        -8.184ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.150ns  (logic 8.736ns (48.131%)  route 9.414ns (51.869%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.473 r  addr_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.445    22.919    addr[11]
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.307    23.226 r  addr[11]_i_1/O
                         net (fo=1, routed)           0.000    23.226    addr[11]_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.445    14.786    clock_IBUF_BUFG
    SLICE_X53Y16         FDRE                                         r  addr_reg[11]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.031    15.042    addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                 -8.184    

Slack (VIOLATED) :        -8.163ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 8.860ns (48.871%)  route 9.269ns (51.129%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.275    addr_reg[11]_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.598 r  addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.300    22.899    addr[13]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.306    23.205 r  addr[13]_i_1/O
                         net (fo=1, routed)           0.000    23.205    addr[13]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.445    14.786    clock_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  addr_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)        0.031    15.042    addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -23.205    
  -------------------------------------------------------------------
                         slack                                 -8.163    

Slack (VIOLATED) :        -8.119ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 8.732ns (48.278%)  route 9.355ns (51.722%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841    18.586 r  addr2/P[4]
                         net (fo=4, routed)           1.030    19.616    addr2_n_101
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.124    19.740 r  addr[11]_i_30/O
                         net (fo=1, routed)           0.000    19.740    addr[11]_i_30_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.253 r  addr_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.253    addr_reg[11]_i_20_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.370 r  addr_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.370    addr_reg[15]_i_21_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.589 r  addr_reg[16]_i_33/O[0]
                         net (fo=2, routed)           0.357    20.946    addr_reg[16]_i_33_n_7
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.295    21.241 r  addr[15]_i_14/O
                         net (fo=2, routed)           0.612    21.853    addr[15]_i_14_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.977 r  addr[15]_i_18/O
                         net (fo=1, routed)           0.000    21.977    addr[15]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.555 r  addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.306    22.861    addr[14]
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.301    23.162 r  addr[14]_i_1/O
                         net (fo=1, routed)           0.000    23.162    addr[14]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.445    14.786    clock_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  addr_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)        0.032    15.043    addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -23.162    
  -------------------------------------------------------------------
                         slack                                 -8.119    

Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.040ns  (logic 8.628ns (47.827%)  route 9.412ns (52.173%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.377 r  addr_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.443    22.820    addr[8]
    SLICE_X57Y14         LUT6 (Prop_lut6_I2_O)        0.295    23.115 r  addr[8]_i_1/O
                         net (fo=1, routed)           0.000    23.115    addr[8]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.448    14.789    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_D)        0.031    15.045    addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -23.115    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -8.068ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.030ns  (logic 8.654ns (47.998%)  route 9.376ns (52.002%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.397 r  addr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.407    22.804    addr[10]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.301    23.105 r  addr[10]_i_1/O
                         net (fo=1, routed)           0.000    23.105    addr[10]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.442    14.783    clock_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  addr_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.029    15.037    addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -23.105    
  -------------------------------------------------------------------
                         slack                                 -8.068    

Slack (VIOLATED) :        -8.043ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        18.007ns  (logic 8.745ns (48.565%)  route 9.262ns (51.435%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.409 r  addr_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.305    20.714    addr_reg[11]_i_20_n_6
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.306    21.020 r  addr[7]_i_5/O
                         net (fo=2, routed)           0.635    21.654    addr[7]_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.778 r  addr[7]_i_9/O
                         net (fo=1, routed)           0.000    21.778    addr[7]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.158 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.158    addr_reg[7]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.275    addr_reg[11]_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.494 r  addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.293    22.787    addr[12]
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.295    23.082 r  addr[12]_i_1/O
                         net (fo=1, routed)           0.000    23.082    addr[12]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.442    14.783    clock_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  addr_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.031    15.039    addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 -8.043    

Slack (VIOLATED) :        -7.841ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        17.811ns  (logic 8.569ns (48.112%)  route 9.242ns (51.888%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y18         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=48, routed)          1.242     6.773    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.897 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.897    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.114 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.742     7.856    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.155 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=24, routed)          0.708     8.863    out[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.987 r  radius[7]_i_11/O
                         net (fo=1, routed)           0.582     9.569    radius[7]_i_11_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.693 r  radius[7]_i_8/O
                         net (fo=3, routed)           0.314    10.007    radius[7]_i_8_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.131 f  radius[3]_i_3/O
                         net (fo=122, routed)         0.399    10.529    radius[3]_i_3_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.653 r  radius[7]_i_4/O
                         net (fo=6, routed)           0.349    11.003    radius[7]_i_4_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  radius[6]_i_2/O
                         net (fo=20, routed)          0.482    11.609    radius[6]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.733 r  flag_i_19/O
                         net (fo=4, routed)           0.808    12.540    flag_i_19_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.664 r  column[0]_i_11/O
                         net (fo=1, routed)           0.000    12.664    column[0]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.196 r  column_reg[0]_i_2/CO[3]
                         net (fo=56, routed)          0.869    14.065    column_reg[0]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    14.189 r  addr2_i_16/O
                         net (fo=1, routed)           0.556    14.745    A[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    18.586 r  addr2/P[2]
                         net (fo=3, routed)           0.790    19.376    addr2_n_103
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.500 r  addr[7]_i_24/O
                         net (fo=1, routed)           0.190    19.690    addr[7]_i_24_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.086 r  addr_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.086    addr_reg[7]_i_20_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.305 r  addr_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.449    20.754    addr_reg[11]_i_20_n_7
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.295    21.049 r  addr[7]_i_6/O
                         net (fo=2, routed)           0.320    21.369    addr[7]_i_6_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.493 r  addr[7]_i_10/O
                         net (fo=1, routed)           0.000    21.493    addr[7]_i_10_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.136 r  addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.443    22.579    addr[7]
    SLICE_X57Y14         LUT6 (Prop_lut6_I2_O)        0.307    22.886 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    22.886    addr[7]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.448    14.789    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_D)        0.031    15.045    addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -22.886    
  -------------------------------------------------------------------
                         slack                                 -7.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.564     1.447    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  addr_reg[3]/Q
                         net (fo=27, routed)          0.179     1.767    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.164ns (23.922%)  route 0.522ns (76.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  in_reg[0]/Q
                         net (fo=21, routed)          0.522     2.128    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.869     1.997    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.044    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.631%)  route 0.195ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.562     1.445    clock_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  addr_reg[4]/Q
                         net (fo=27, routed)          0.195     1.805    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.707    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.032%)  route 0.240ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  addr_reg[10]/Q
                         net (fo=27, routed)          0.240     1.823    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.870     1.998    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.520    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.703    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.273%)  route 0.360ns (68.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  in_reg[3]/Q
                         net (fo=21, routed)          0.360     1.967    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.873     2.001    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.819    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 background_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  background_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  background_reg[0]/Q
                         net (fo=1, routed)           0.100     1.683    background[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.728 r  in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    in[0]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.828     1.955    clock_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  in_reg[0]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.121     1.578    in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.018%)  route 0.236ns (58.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.564     1.447    clock_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  addr_reg[2]/Q
                         net (fo=27, routed)          0.236     1.847    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.718%)  route 0.370ns (69.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  in_reg[0]/Q
                         net (fo=21, routed)          0.370     1.976    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.869     1.997    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.815    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 limelarge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            limelarge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.561     1.444    clock_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  limelarge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  limelarge_reg[0]/Q
                         net (fo=4, routed)           0.110     1.696    limelarge_reg_n_0_[0]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  limelarge[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    limelarge[1]_i_1_n_0
    SLICE_X42Y11         FDRE                                         r  limelarge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.831     1.958    clock_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  limelarge_reg[1]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.120     1.577    limelarge_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.555%)  route 0.390ns (73.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.559     1.442    clock_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  in_reg[2]/Q
                         net (fo=21, routed)          0.390     1.973    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.863     1.991    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.809    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y9   lime_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y9   lime_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y9   lime_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y9   lime_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y7   limelarge_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7   maroonlarge_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8   maroonlarge_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8   maroonlarge_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  maroonmedium_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6   maroonsmall_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y15  radius_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y15  radius_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y17  radius_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y15  radius_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y15  radius_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y15  radius_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y15  radius_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y17  radius_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y17  radius_reg[6]/C



