// Seed: 4253533776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_5 = 1'd0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input wor id_11,
    input tri id_12,
    input tri0 id_13,
    output uwire id_14,
    output wor id_15
);
  if (id_11)
    if (1 - id_6)
      if (1) begin : LABEL_0
        wire id_17, id_18;
      end else begin : LABEL_0
        string id_19 = "";
      end
  logic [7:0] id_20;
  assign id_20[1] = 1;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_17,
      id_17
  );
  assign id_14 = 0;
endmodule
