{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 20:23:39 2017 " "Info: Processing started: Sun May 14 20:23:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off autoseller -c autoseller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off autoseller -c autoseller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst1 inst0 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"inst1\" and destination register \"inst0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC_X4_Y7_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.183 ns) 2.100 ns inst0 2 REG LC_X4_Y7_N8 6 " "Info: 2: + IC(0.917 ns) + CELL(1.183 ns) = 2.100 ns; Loc. = LC_X4_Y7_N8; Fanout = 6; REG Node = 'inst0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { inst1 inst0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.33 % ) " "Info: Total cell delay = 1.183 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 43.67 % ) " "Info: Total interconnect delay = 0.917 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { inst1 inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.100 ns" { inst1 {} inst0 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst0 2 REG LC_X4_Y7_N8 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N8; Fanout = 6; REG Node = 'inst0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk inst0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst1 2 REG LC_X4_Y7_N5 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { inst1 inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.100 ns" { inst1 {} inst0 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { inst0 {} } {  } {  } "" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst1 X clk 1.985 ns register " "Info: tsu for register \"inst1\" (data pin = \"X\", clock pin = \"clk\") is 1.985 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.333 ns + Longest pin register " "Info: + Longest pin to register delay is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 PIN PIN_74 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_74; Fanout = 5; PIN Node = 'X'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 16 -168 0 32 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.018 ns) + CELL(1.183 ns) 5.333 ns inst1 2 REG LC_X4_Y7_N5 7 " "Info: 2: + IC(3.018 ns) + CELL(1.183 ns) = 5.333 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.201 ns" { X inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 43.41 % ) " "Info: Total cell delay = 2.315 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.018 ns ( 56.59 % ) " "Info: Total interconnect delay = 3.018 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.333 ns" { X inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.333 ns" { X {} X~combout {} inst1 {} } { 0.000ns 0.000ns 3.018ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst1 2 REG LC_X4_Y7_N5 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.333 ns" { X inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.333 ns" { X {} X~combout {} inst1 {} } { 0.000ns 0.000ns 3.018ns } { 0.000ns 1.132ns 1.183ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q0 inst1 10.688 ns register " "Info: tco from clock \"clk\" to destination pin \"Q0\" through register \"inst1\" is 10.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst1 2 REG LC_X4_Y7_N5 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.631 ns + Longest register pin " "Info: + Longest register to pin delay is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC_X4_Y7_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N5; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 8 560 624 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.914 ns) 1.831 ns inst6 2 COMB LC_X4_Y7_N8 1 " "Info: 2: + IC(0.917 ns) + CELL(0.914 ns) = 1.831 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { inst1 inst6 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 264 328 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(2.322 ns) 6.631 ns Q0 3 PIN PIN_15 0 " "Info: 3: + IC(2.478 ns) + CELL(2.322 ns) = 6.631 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Q0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.800 ns" { inst6 Q0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -224 520 696 -208 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 48.80 % ) " "Info: Total cell delay = 3.236 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.395 ns ( 51.20 % ) " "Info: Total interconnect delay = 3.395 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.631 ns" { inst1 inst6 Q0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.631 ns" { inst1 {} inst6 {} Q0 {} } { 0.000ns 0.917ns 2.478ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.631 ns" { inst1 inst6 Q0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.631 ns" { inst1 {} inst6 {} Q0 {} } { 0.000ns 0.917ns 2.478ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "X Q0 9.686 ns Longest " "Info: Longest tpd from source pin \"X\" to destination pin \"Q0\" is 9.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 PIN PIN_74 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_74; Fanout = 5; PIN Node = 'X'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 16 -168 0 32 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.554 ns) + CELL(0.200 ns) 4.886 ns inst6 2 COMB LC_X4_Y7_N8 1 " "Info: 2: + IC(3.554 ns) + CELL(0.200 ns) = 4.886 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { X inst6 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 264 328 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(2.322 ns) 9.686 ns Q0 3 PIN PIN_15 0 " "Info: 3: + IC(2.478 ns) + CELL(2.322 ns) = 9.686 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Q0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.800 ns" { inst6 Q0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -224 520 696 -208 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 37.72 % ) " "Info: Total cell delay = 3.654 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 62.28 % ) " "Info: Total interconnect delay = 6.032 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { X inst6 Q0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { X {} X~combout {} inst6 {} Q0 {} } { 0.000ns 0.000ns 3.554ns 2.478ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst0 Y clk -1.273 ns register " "Info: th for register \"inst0\" (data pin = \"Y\", clock pin = \"clk\") is -1.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 192 -168 0 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst0 2 REG LC_X4_Y7_N8 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N8; Fanout = 6; REG Node = 'inst0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.518 ns" { clk inst0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.175 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Y 1 PIN PIN_5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 6; PIN Node = 'Y'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { 120 -168 0 136 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.982 ns) + CELL(1.061 ns) 5.175 ns inst0 2 REG LC_X4_Y7_N8 6 " "Info: 2: + IC(2.982 ns) + CELL(1.061 ns) = 5.175 ns; Loc. = LC_X4_Y7_N8; Fanout = 6; REG Node = 'inst0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.043 ns" { Y inst0 } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "d:/altera/91/quartus/autoseller/autoseller.bdf" { { -16 352 416 64 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 42.38 % ) " "Info: Total cell delay = 2.193 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 57.62 % ) " "Info: Total interconnect delay = 2.982 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.175 ns" { Y inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.175 ns" { Y {} Y~combout {} inst0 {} } { 0.000ns 0.000ns 2.982ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.681 ns" { clk inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} inst0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.175 ns" { Y inst0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.175 ns" { Y {} Y~combout {} inst0 {} } { 0.000ns 0.000ns 2.982ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 20:23:39 2017 " "Info: Processing ended: Sun May 14 20:23:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
