// Seed: 2247776357
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4
);
  assign id_2 = 1 & id_4;
  assign id_2 = 1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire id_6;
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_7(
      {id_3}, id_5
  );
  always id_5 = id_6;
  always
    if (id_5) begin : LABEL_0
      id_5 = -1'b0;
    end
endmodule
