Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:13:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c/post_route_timing.rpt
| Design       : generic_fifo_sc_c
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
wp_reg[1]/C                    gb2_reg/D                      7.880         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  7.895         
wp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[6]  7.973         
rp_reg[2]/C                    empty_r_reg/D                  8.091         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[6]  8.172         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.175         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.215         
wp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[6]  8.253         
wp_reg[2]/C                    wp_reg[2]/D                    8.341         
rp_reg[1]/C                    rp_reg[2]/D                    8.367         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[6]  8.452         
wp_reg[1]/C                    full_r_reg/D                   8.462         
wp_reg[1]/C                    gb_reg/D                       8.468         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  8.495         
wp_reg[1]/C                    wp_reg[1]/D                    8.669         
rp_reg[1]/C                    rp_reg[1]/D                    8.673         
cnt_reg[2]/C                   cnt_reg[2]/D                   8.839         
cnt_reg[0]/C                   cnt_reg[3]/D                   8.908         
cnt_reg[1]/C                   cnt_reg[1]/D                   8.919         
wp_reg[0]/C                    wp_reg[0]/D                    9.100         
cnt_reg[0]/C                   cnt_reg[0]/D                   9.127         
rp_reg[0]/C                    rp_reg[0]/D                    9.131         



