# Example: simplest driver for single 7 segment led display

This code increment every ~1sec hex digit on 7seg display.

Project was tested with hardware Digilent ArtyS7 with PmodSSD.

![Schematic](https://raw.githubusercontent.com/signalius/FPGA_Verilog_Examples/master/Example_7seg_led_display/schematic.png)
  
![Photo from Arty S7](https://raw.githubusercontent.com/signalius/FPGA_Verilog_Examples/master/Example_7seg_led_display/photo.jpeg)
