Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Apr 12 09:10:49 2023
| Host         : Lenovo-EF001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |    Enable Signal    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------+------------------------------------------+------------------+----------------+--------------+
|  divizor_ceas_0/clk_out_seg |                     | afisare_7seg_0/S[0]_i_1_n_0              |                1 |              1 |         1.00 |
|  divizor_ceas_0/clk_out_seg |                     | afisare_7seg_0/DP_i_1_n_0                |                1 |              1 |         1.00 |
|  divizor_ceas_0/clk_out_seg |                     | afisare_7seg_0/S[0]                      |                1 |              1 |         1.00 |
|  divizor_ceas_0/S[0]        |                     |                                          |                1 |              1 |         1.00 |
|  divizor_ceas_0/clk_out_seg |                     | afisare_7seg_0/S[1]                      |                1 |              2 |         2.00 |
|  numarator_59_0/CLK         | numarator_59_0/E[0] | numarator_59_1/valoare_bin[5]_i_1_n_0    |                1 |              6 |         6.00 |
|  divizor_ceas_0/S[0]        | numarator_59_0/E[0] | numarator_59_0/valoare_bin[5]_i_1__0_n_0 |                1 |              6 |         6.00 |
|  divizor_ceas_0/clk_out_seg |                     |                                          |                3 |              9 |         3.00 |
|  clk_in_0_IBUF_BUFG         | reset_0_IBUF        | divizor_ceas_0/clear                     |                7 |             27 |         3.86 |
+-----------------------------+---------------------+------------------------------------------+------------------+----------------+--------------+


