glabel cpuCreateTLBDevice
/* 8000D474 00008994  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8000D478 00008998  7C 08 02 A6 */	mflr r0
/* 8000D47C 0000899C  7C CA 33 78 */	mr r10, r6
/* 8000D480 000089A0  7C E8 3B 78 */	mr r8, r7
/* 8000D484 000089A4  90 01 00 24 */	stw r0, 0x24(r1)
/* 8000D488 000089A8  38 00 00 40 */	li r0, 0x40
/* 8000D48C 000089AC  39 20 00 00 */	li r9, 0
/* 8000D490 000089B0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8000D494 000089B4  7C 9F 23 78 */	mr r31, r4
/* 8000D498 000089B8  7C 64 1B 78 */	mr r4, r3
/* 8000D49C 000089BC  7C 09 03 A6 */	mtctr r0
lbl_8000D4A0:
/* 8000D4A0 000089C0  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 8000D4A4 000089C4  7C 09 00 00 */	cmpw r9, r0
/* 8000D4A8 000089C8  41 82 00 2C */	beq lbl_8000D4D4
/* 8000D4AC 000089CC  80 E4 0B 60 */	lwz r7, 0xb60(r4)
/* 8000D4B0 000089D0  80 07 00 40 */	lwz r0, 0x40(r7)
/* 8000D4B4 000089D4  2C 00 00 00 */	cmpwi r0, 0
/* 8000D4B8 000089D8  41 82 00 1C */	beq lbl_8000D4D4
/* 8000D4BC 000089DC  80 07 00 38 */	lwz r0, 0x38(r7)
/* 8000D4C0 000089E0  7C 00 30 40 */	cmplw r0, r6
/* 8000D4C4 000089E4  41 81 00 10 */	bgt lbl_8000D4D4
/* 8000D4C8 000089E8  80 07 00 3C */	lwz r0, 0x3c(r7)
/* 8000D4CC 000089EC  7C 06 00 40 */	cmplw r6, r0
/* 8000D4D0 000089F0  40 81 00 B8 */	ble lbl_8000D588
lbl_8000D4D4:
/* 8000D4D4 000089F4  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 8000D4D8 000089F8  39 29 00 01 */	addi r9, r9, 1
/* 8000D4DC 000089FC  7C 09 00 00 */	cmpw r9, r0
/* 8000D4E0 00008A00  41 82 00 2C */	beq lbl_8000D50C
/* 8000D4E4 00008A04  80 E4 0B 64 */	lwz r7, 0xb64(r4)
/* 8000D4E8 00008A08  80 07 00 40 */	lwz r0, 0x40(r7)
/* 8000D4EC 00008A0C  2C 00 00 00 */	cmpwi r0, 0
/* 8000D4F0 00008A10  41 82 00 1C */	beq lbl_8000D50C
/* 8000D4F4 00008A14  80 07 00 38 */	lwz r0, 0x38(r7)
/* 8000D4F8 00008A18  7C 00 30 40 */	cmplw r0, r6
/* 8000D4FC 00008A1C  41 81 00 10 */	bgt lbl_8000D50C
/* 8000D500 00008A20  80 07 00 3C */	lwz r0, 0x3c(r7)
/* 8000D504 00008A24  7C 06 00 40 */	cmplw r6, r0
/* 8000D508 00008A28  40 81 00 80 */	ble lbl_8000D588
lbl_8000D50C:
/* 8000D50C 00008A2C  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 8000D510 00008A30  39 29 00 01 */	addi r9, r9, 1
/* 8000D514 00008A34  7C 09 00 00 */	cmpw r9, r0
/* 8000D518 00008A38  41 82 00 2C */	beq lbl_8000D544
/* 8000D51C 00008A3C  80 E4 0B 68 */	lwz r7, 0xb68(r4)
/* 8000D520 00008A40  80 07 00 40 */	lwz r0, 0x40(r7)
/* 8000D524 00008A44  2C 00 00 00 */	cmpwi r0, 0
/* 8000D528 00008A48  41 82 00 1C */	beq lbl_8000D544
/* 8000D52C 00008A4C  80 07 00 38 */	lwz r0, 0x38(r7)
/* 8000D530 00008A50  7C 00 30 40 */	cmplw r0, r6
/* 8000D534 00008A54  41 81 00 10 */	bgt lbl_8000D544
/* 8000D538 00008A58  80 07 00 3C */	lwz r0, 0x3c(r7)
/* 8000D53C 00008A5C  7C 06 00 40 */	cmplw r6, r0
/* 8000D540 00008A60  40 81 00 48 */	ble lbl_8000D588
lbl_8000D544:
/* 8000D544 00008A64  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 8000D548 00008A68  39 29 00 01 */	addi r9, r9, 1
/* 8000D54C 00008A6C  7C 09 00 00 */	cmpw r9, r0
/* 8000D550 00008A70  41 82 00 2C */	beq lbl_8000D57C
/* 8000D554 00008A74  80 E4 0B 6C */	lwz r7, 0xb6c(r4)
/* 8000D558 00008A78  80 07 00 40 */	lwz r0, 0x40(r7)
/* 8000D55C 00008A7C  2C 00 00 00 */	cmpwi r0, 0
/* 8000D560 00008A80  41 82 00 1C */	beq lbl_8000D57C
/* 8000D564 00008A84  80 07 00 38 */	lwz r0, 0x38(r7)
/* 8000D568 00008A88  7C 00 30 40 */	cmplw r0, r6
/* 8000D56C 00008A8C  41 81 00 10 */	bgt lbl_8000D57C
/* 8000D570 00008A90  80 07 00 3C */	lwz r0, 0x3c(r7)
/* 8000D574 00008A94  7C 06 00 40 */	cmplw r6, r0
/* 8000D578 00008A98  40 81 00 10 */	ble lbl_8000D588
lbl_8000D57C:
/* 8000D57C 00008A9C  38 84 00 10 */	addi r4, r4, 0x10
/* 8000D580 00008AA0  39 29 00 01 */	addi r9, r9, 1
/* 8000D584 00008AA4  42 00 FF 1C */	bdnz lbl_8000D4A0
lbl_8000D588:
/* 8000D588 00008AA8  2C 09 01 00 */	cmpwi r9, 0x100
/* 8000D58C 00008AAC  40 82 00 08 */	bne lbl_8000D594
/* 8000D590 00008AB0  81 23 00 1C */	lwz r9, 0x1c(r3)
lbl_8000D594:
/* 8000D594 00008AB4  55 20 10 3A */	slwi r0, r9, 2
/* 8000D598 00008AB8  7C A6 2B 78 */	mr r6, r5
/* 8000D59C 00008ABC  7C 83 02 14 */	add r4, r3, r0
/* 8000D5A0 00008AC0  7D 47 53 78 */	mr r7, r10
/* 8000D5A4 00008AC4  81 24 0B 60 */	lwz r9, 0xb60(r4)
/* 8000D5A8 00008AC8  38 81 00 08 */	addi r4, r1, 8
/* 8000D5AC 00008ACC  80 A9 00 04 */	lwz r5, 4(r9)
/* 8000D5B0 00008AD0  81 29 00 00 */	lwz r9, 0(r9)
/* 8000D5B4 00008AD4  4B FF FB E5 */	bl cpuMakeDevice
/* 8000D5B8 00008AD8  2C 03 00 00 */	cmpwi r3, 0
/* 8000D5BC 00008ADC  40 82 00 0C */	bne lbl_8000D5C8
/* 8000D5C0 00008AE0  38 60 00 00 */	li r3, 0
/* 8000D5C4 00008AE4  48 00 00 18 */	b lbl_8000D5DC
lbl_8000D5C8:
/* 8000D5C8 00008AE8  2C 1F 00 00 */	cmpwi r31, 0
/* 8000D5CC 00008AEC  41 82 00 0C */	beq lbl_8000D5D8
/* 8000D5D0 00008AF0  80 01 00 08 */	lwz r0, 8(r1)
/* 8000D5D4 00008AF4  90 1F 00 00 */	stw r0, 0(r31)
lbl_8000D5D8:
/* 8000D5D8 00008AF8  38 60 00 01 */	li r3, 1
lbl_8000D5DC:
/* 8000D5DC 00008AFC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8000D5E0 00008B00  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8000D5E4 00008B04  7C 08 03 A6 */	mtlr r0
/* 8000D5E8 00008B08  38 21 00 20 */	addi r1, r1, 0x20
/* 8000D5EC 00008B0C  4E 80 00 20 */	blr 

