--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab5.twx lab5.ncd -o lab5.twr lab5.pcf -ucf lab5.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49193 paths analyzed, 4506 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.929ns.
--------------------------------------------------------------------------------

Paths for end point uart/tx_data_2 (SLICE_X54Y22.G1), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          uart/tx_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.910ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to uart/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X22Y86.BY      net (fanout=257)      4.270   send_counter<2>
    SLICE_X22Y86.FX      Tbyfx                 0.813   Mmux_tx_byte_11_f517
                                                       Mmux_tx_byte_10_f6_13
    SLICE_X22Y87.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_10_f614
    SLICE_X22Y87.FX      Tinafx                0.364   Mmux_tx_byte_12_f540
                                                       Mmux_tx_byte_9_f7_10
    SLICE_X23Y87.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_9_f711
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X54Y22.G1      net (fanout=2)        3.135   tx_byte<2>
    SLICE_X54Y22.CLK     Tgck                  0.892   uart/tx_data<2>
                                                       uart/tx_data_mux0000<2>1
                                                       uart/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                     15.910ns (4.577ns logic, 11.333ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          uart/tx_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.651ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to uart/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X22Y88.BY      net (fanout=257)      4.011   send_counter<2>
    SLICE_X22Y88.FX      Tbyfx                 0.813   Mmux_tx_byte_12_f542
                                                       Mmux_tx_byte_11_f6_26
    SLICE_X22Y89.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_11_f627
    SLICE_X22Y89.FX      Tinafx                0.364   Mmux_tx_byte_13_f551
                                                       Mmux_tx_byte_10_f7_14
    SLICE_X23Y87.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_10_f715
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X54Y22.G1      net (fanout=2)        3.135   tx_byte<2>
    SLICE_X54Y22.CLK     Tgck                  0.892   uart/tx_data<2>
                                                       uart/tx_data_mux0000<2>1
                                                       uart/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                     15.651ns (4.577ns logic, 11.074ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          uart/tx_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to uart/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X23Y88.BY      net (fanout=257)      3.990   send_counter<2>
    SLICE_X23Y88.FX      Tbyfx                 0.792   Mmux_tx_byte_13_f552
                                                       Mmux_tx_byte_12_f6_23
    SLICE_X22Y89.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_12_f624
    SLICE_X22Y89.FX      Tinbfx                0.364   Mmux_tx_byte_13_f551
                                                       Mmux_tx_byte_10_f7_14
    SLICE_X23Y87.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_10_f715
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X54Y22.G1      net (fanout=2)        3.135   tx_byte<2>
    SLICE_X54Y22.CLK     Tgck                  0.892   uart/tx_data<2>
                                                       uart/tx_data_mux0000<2>1
                                                       uart/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                     15.609ns (4.556ns logic, 11.053ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point Q_FSM_FFd2 (SLICE_X48Y40.G1), 2044 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          Q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.947ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.022 - 0.044)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to Q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X22Y86.BY      net (fanout=257)      4.270   send_counter<2>
    SLICE_X22Y86.FX      Tbyfx                 0.813   Mmux_tx_byte_11_f517
                                                       Mmux_tx_byte_10_f6_13
    SLICE_X22Y87.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_10_f614
    SLICE_X22Y87.FX      Tinafx                0.364   Mmux_tx_byte_12_f540
                                                       Mmux_tx_byte_9_f7_10
    SLICE_X23Y87.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_9_f711
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X48Y40.F2      net (fanout=2)        1.291   tx_byte<2>
    SLICE_X48Y40.X       Tilo                  0.759   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In15
    SLICE_X48Y40.G1      net (fanout=1)        0.122   Q_FSM_FFd2-In15/O
    SLICE_X48Y40.CLK     Tgck                  0.892   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In431
                                                       Q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.947ns (5.336ns logic, 9.611ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          Q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.022 - 0.044)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to Q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X22Y88.BY      net (fanout=257)      4.011   send_counter<2>
    SLICE_X22Y88.FX      Tbyfx                 0.813   Mmux_tx_byte_12_f542
                                                       Mmux_tx_byte_11_f6_26
    SLICE_X22Y89.FXINA   net (fanout=1)        0.000   Mmux_tx_byte_11_f627
    SLICE_X22Y89.FX      Tinafx                0.364   Mmux_tx_byte_13_f551
                                                       Mmux_tx_byte_10_f7_14
    SLICE_X23Y87.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_10_f715
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X48Y40.F2      net (fanout=2)        1.291   tx_byte<2>
    SLICE_X48Y40.X       Tilo                  0.759   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In15
    SLICE_X48Y40.G1      net (fanout=1)        0.122   Q_FSM_FFd2-In15/O
    SLICE_X48Y40.CLK     Tgck                  0.892   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In431
                                                       Q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.688ns (5.336ns logic, 9.352ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_counter_2 (FF)
  Destination:          Q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.022 - 0.044)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: send_counter_2 to Q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.XQ      Tcko                  0.591   send_counter<2>
                                                       send_counter_2
    SLICE_X23Y88.BY      net (fanout=257)      3.990   send_counter<2>
    SLICE_X23Y88.FX      Tbyfx                 0.792   Mmux_tx_byte_13_f552
                                                       Mmux_tx_byte_12_f6_23
    SLICE_X22Y89.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_12_f624
    SLICE_X22Y89.FX      Tinbfx                0.364   Mmux_tx_byte_13_f551
                                                       Mmux_tx_byte_10_f7_14
    SLICE_X23Y87.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_10_f715
    SLICE_X23Y87.Y       Tif6y                 0.521   Mmux_tx_byte_8_f88
                                                       Mmux_tx_byte_8_f8_7
    SLICE_X35Y49.F2      net (fanout=1)        3.928   Mmux_tx_byte_8_f88
    SLICE_X35Y49.F5      Tif5                  0.875   Mmux_tx_byte_4_f52
                                                       Mmux_tx_byte_55
                                                       Mmux_tx_byte_4_f5_1
    SLICE_X35Y48.FXINB   net (fanout=1)        0.000   Mmux_tx_byte_4_f52
    SLICE_X35Y48.Y       Tif6y                 0.521   tx_byte<2>
                                                       Mmux_tx_byte_2_f6_1
    SLICE_X48Y40.F2      net (fanout=2)        1.291   tx_byte<2>
    SLICE_X48Y40.X       Tilo                  0.759   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In15
    SLICE_X48Y40.G1      net (fanout=1)        0.122   Q_FSM_FFd2-In15/O
    SLICE_X48Y40.CLK     Tgck                  0.892   Q_FSM_FFd2
                                                       Q_FSM_FFd2-In431
                                                       Q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.646ns (5.315ns logic, 9.331ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point uart/tx_data_3 (SLICE_X48Y33.SR), 435 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/tx_clk_divider_0 (FF)
  Destination:          uart/tx_data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.083ns (0.055 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/tx_clk_divider_0 to uart/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y0.YQ       Tcko                  0.587   uart/tx_clk_divider<3>
                                                       uart/tx_clk_divider_0
    SLICE_X67Y1.F1       net (fanout=1)        0.497   uart/tx_clk_divider<0>
    SLICE_X67Y1.COUT     Topcyf                1.162   uart/tx_clk_divider<1>
                                                       uart/tx_clk_divider<0>_rt
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<0>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<1>
    SLICE_X67Y2.CIN      net (fanout=1)        0.000   uart/Msub_old_tx_clk_divider_3_sub0000_cy<1>
    SLICE_X67Y2.COUT     Tbyp                  0.118   uart/tx_clk_divider<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.CIN      net (fanout=1)        0.000   uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.Y        Tciny                 0.869   uart/tx_clk_divider<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_xor<5>
    SLICE_X66Y5.F1       net (fanout=2)        0.720   uart/old_tx_clk_divider_3_sub0000<5>
    SLICE_X66Y5.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000148
                                                       uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.F4       net (fanout=3)        0.358   uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000
                                                       uart/old_tx_countdown_13_cmp_eq0000150
    SLICE_X67Y9.F3       net (fanout=7)        1.533   uart/old_tx_countdown_13_cmp_eq0000
    SLICE_X67Y9.X        Tilo                  0.704   N521
                                                       uart/tx_state_and000153_SW0
    SLICE_X66Y13.G1      net (fanout=5)        0.723   N521
    SLICE_X66Y13.Y       Tilo                  0.759   uart/tx_bits_remaining<0>
                                                       uart/tx_bits_remaining_mux0000<2>11
    SLICE_X49Y26.G1      net (fanout=11)       2.900   uart/N13
    SLICE_X49Y26.Y       Tilo                  0.704   N241
                                                       uart/tx_data_mux0000<3>_SW0
    SLICE_X48Y33.SR      net (fanout=1)        0.629   N261
    SLICE_X48Y33.CLK     Tsrck                 0.910   uart/tx_data<3>
                                                       uart/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                     14.691ns (7.331ns logic, 7.360ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/tx_clk_divider_2 (FF)
  Destination:          uart/tx_data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.055 - 0.137)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/tx_clk_divider_2 to uart/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.XQ       Tcko                  0.591   uart/tx_clk_divider<2>
                                                       uart/tx_clk_divider_2
    SLICE_X67Y2.F1       net (fanout=1)        0.497   uart/tx_clk_divider<2>
    SLICE_X67Y2.COUT     Topcyf                1.162   uart/tx_clk_divider<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_lut<2>_INV_0
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.CIN      net (fanout=1)        0.000   uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.Y        Tciny                 0.869   uart/tx_clk_divider<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_xor<5>
    SLICE_X66Y5.F1       net (fanout=2)        0.720   uart/old_tx_clk_divider_3_sub0000<5>
    SLICE_X66Y5.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000148
                                                       uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.F4       net (fanout=3)        0.358   uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000
                                                       uart/old_tx_countdown_13_cmp_eq0000150
    SLICE_X67Y9.F3       net (fanout=7)        1.533   uart/old_tx_countdown_13_cmp_eq0000
    SLICE_X67Y9.X        Tilo                  0.704   N521
                                                       uart/tx_state_and000153_SW0
    SLICE_X66Y13.G1      net (fanout=5)        0.723   N521
    SLICE_X66Y13.Y       Tilo                  0.759   uart/tx_bits_remaining<0>
                                                       uart/tx_bits_remaining_mux0000<2>11
    SLICE_X49Y26.G1      net (fanout=11)       2.900   uart/N13
    SLICE_X49Y26.Y       Tilo                  0.704   N241
                                                       uart/tx_data_mux0000<3>_SW0
    SLICE_X48Y33.SR      net (fanout=1)        0.629   N261
    SLICE_X48Y33.CLK     Tsrck                 0.910   uart/tx_data<3>
                                                       uart/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                     14.577ns (7.217ns logic, 7.360ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/tx_clk_divider_1 (FF)
  Destination:          uart/tx_data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.083ns (0.055 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart/tx_clk_divider_1 to uart/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y1.YQ       Tcko                  0.587   uart/tx_clk_divider<1>
                                                       uart/tx_clk_divider_1
    SLICE_X67Y1.G4       net (fanout=1)        0.362   uart/tx_clk_divider<1>
    SLICE_X67Y1.COUT     Topcyg                1.001   uart/tx_clk_divider<1>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_lut<1>_INV_0
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<1>
    SLICE_X67Y2.CIN      net (fanout=1)        0.000   uart/Msub_old_tx_clk_divider_3_sub0000_cy<1>
    SLICE_X67Y2.COUT     Tbyp                  0.118   uart/tx_clk_divider<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<2>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.CIN      net (fanout=1)        0.000   uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>
    SLICE_X67Y3.Y        Tciny                 0.869   uart/tx_clk_divider<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_cy<4>
                                                       uart/Msub_old_tx_clk_divider_3_sub0000_xor<5>
    SLICE_X66Y5.F1       net (fanout=2)        0.720   uart/old_tx_clk_divider_3_sub0000<5>
    SLICE_X66Y5.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000148
                                                       uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.F4       net (fanout=3)        0.358   uart/old_tx_countdown_13_cmp_eq0000148
    SLICE_X66Y3.X        Tilo                  0.759   uart/old_tx_countdown_13_cmp_eq0000
                                                       uart/old_tx_countdown_13_cmp_eq0000150
    SLICE_X67Y9.F3       net (fanout=7)        1.533   uart/old_tx_countdown_13_cmp_eq0000
    SLICE_X67Y9.X        Tilo                  0.704   N521
                                                       uart/tx_state_and000153_SW0
    SLICE_X66Y13.G1      net (fanout=5)        0.723   N521
    SLICE_X66Y13.Y       Tilo                  0.759   uart/tx_bits_remaining<0>
                                                       uart/tx_bits_remaining_mux0000<2>11
    SLICE_X49Y26.G1      net (fanout=11)       2.900   uart/N13
    SLICE_X49Y26.Y       Tilo                  0.704   N241
                                                       uart/tx_data_mux0000<3>_SW0
    SLICE_X48Y33.SR      net (fanout=1)        0.629   N261
    SLICE_X48Y33.CLK     Tsrck                 0.910   uart/tx_data<3>
                                                       uart/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                     14.395ns (7.170ns logic, 7.225ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point uart/rx_data_6 (SLICE_X17Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/rx_data_7 (FF)
  Destination:          uart/rx_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/rx_data_7 to uart/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y8.XQ       Tcko                  0.473   uart/rx_data<7>
                                                       uart/rx_data_7
    SLICE_X17Y8.BY       net (fanout=258)      0.420   uart/rx_data<7>
    SLICE_X17Y8.CLK      Tckdi       (-Th)    -0.135   uart/rx_data<7>
                                                       uart/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.608ns logic, 0.420ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point uart/rx_data_4 (SLICE_X17Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/rx_data_5 (FF)
  Destination:          uart/rx_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/rx_data_5 to uart/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.XQ      Tcko                  0.473   uart/rx_data<5>
                                                       uart/rx_data_5
    SLICE_X17Y13.BY      net (fanout=3)        0.430   uart/rx_data<5>
    SLICE_X17Y13.CLK     Tckdi       (-Th)    -0.135   uart/rx_data<5>
                                                       uart/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.608ns logic, 0.430ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point uart/rx_data_1 (SLICE_X16Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/rx_data_2 (FF)
  Destination:          uart/rx_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/rx_data_2 to uart/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.YQ      Tcko                  0.522   uart/rx_data<3>
                                                       uart/rx_data_2
    SLICE_X16Y10.BX      net (fanout=259)      0.405   uart/rx_data<2>
    SLICE_X16Y10.CLK     Tckdi       (-Th)    -0.134   uart/rx_data<1>
                                                       uart/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.656ns logic, 0.405ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uart/rx_countdown<2>/CLK
  Logical resource: uart/rx_countdown_2/CK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uart/recv_state<0>/CLK
  Logical resource: uart/recv_state_0/CK
  Location pin: SLICE_X16Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uart/tx_countdown<3>/CLK
  Logical resource: uart/tx_countdown_3/CK
  Location pin: SLICE_X64Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 49193 paths, 0 nets, and 10934 connections

Design statistics:
   Minimum period:  15.929ns{1}   (Maximum frequency:  62.779MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 04 16:29:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



