#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May  3 10:53:05 2024
# Process ID: 10280
# Current directory: C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21964 C:\Users\tharu\Vivado Projects\Nano Processor\NanoProcessor - Vanilla\NanoProcessor\NanoProcessor.xpr
# Log file: C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/vivado.log
# Journal file: C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor'
INFO: [Project 1-313] Project file moved from 'C:/Users/tharu/Vivado Projects/NanoProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 962.723 ; gain = 208.746
update_compile_order -fileset sources_1
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new
file mkdir C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1
file mkdir {C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new}
close [ open {C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May  3 10:59:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
[Fri May  3 10:59:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1831.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1831.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1908.594 ; gain = 895.375
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.055 ; gain = 90.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit_0' of component 'Adder_3_Bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (4#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:42]
WARNING: [Synth 8-614] signal 'Res' is read in the process but is not in the sensitivity list [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:71]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Adder_Subtractor_4_bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:34' bound to instance 'Adder_Subtractor_4_bit_0' of component 'Adder_Subtractor_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor_4_bit' (7#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'Multiplexer_8_way_4_bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:34' bound to instance 'MUX_A' of component 'Multiplexer_8_way_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_8_way_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (10#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:72]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:86]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_8_way_4_bit' (11#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Multiplexer_8_way_4_bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd:34' bound to instance 'MUX_B' of component 'Multiplexer_8_way_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:192]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:136]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Multiplexer_2_way_3_bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd:34' bound to instance 'MUX_2_way_3_bit' of component 'Multiplexer_2_way_3_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_way_3_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_way_3_bit' (14#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Multiplexer_2_way_4_bit' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit' of component 'Multiplexer_2_way_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_way_4_bit' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_way_4_bit' (15#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (16#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (17#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-3491] module 'Seven_Segment_Display' declared at 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:26' bound to instance 'Seven_Segement_Display_0' of component 'Seven_Segment_Display' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:252]
INFO: [Synth 8-638] synthesizing module 'Seven_Segment_Display' [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Seven_Segment_Display' (18#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (19#1) [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_Bit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.031 ; gain = 133.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.031 ; gain = 133.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.031 ; gain = 133.652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.258 ; gain = 283.879
83 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.258 ; gain = 283.879
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_Segment_Display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.258 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/TB_Nano_Processor_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/TB_Nano_Processor_behav.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Vivado Projects/Nano Processor/NanoProcessor - Vanilla/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 11:05:50 2024...
