Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Nov 13 16:47:03 2018
| Host         : W0DF5F8FBC19433 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterComponent_timing_summary_routed.rpt -pb MasterComponent_timing_summary_routed.pb -rpx MasterComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: compDisplayClock/clockOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.919        0.000                      0                   48        0.161        0.000                      0                   48        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
C100Mhz_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager_1   {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager_1  {0.000 5.000}      10.000          100.000         
inClock                     {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager     {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_ClockManager_1                                                                                                                                                     7.845        0.000                       0                     3  
  out100MHz_ClockManager_1        5.920        0.000                      0                   48        0.235        0.000                      0                   48        4.500        0.000                       0                    50  
inClock                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                       7.845        0.000                       0                     3  
  out100MHz_ClockManager          5.919        0.000                      0                   48        0.235        0.000                      0                   48        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
out100MHz_ClockManager    out100MHz_ClockManager_1        5.919        0.000                      0                   48        0.161        0.000                      0                   48  
out100MHz_ClockManager_1  out100MHz_ClockManager          5.919        0.000                      0                   48        0.161        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager_1
  To Clock:  clkfbout_ClockManager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager_1
  To Clock:  out100MHz_ClockManager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.076ns (26.831%)  route 2.934ns (73.169%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.137 r  compDisplayClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.137    compDisplayClock/counter[3]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.029     9.057    compDisplayClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.076ns (26.723%)  route 2.951ns (73.277%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.153 r  compDisplayClock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.153    compDisplayClock/counter[12]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.031     9.084    compDisplayClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.076ns (26.749%)  route 2.947ns (73.251%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.149 r  compDisplayClock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.149    compDisplayClock/counter[10]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.029     9.082    compDisplayClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.070ns (26.721%)  route 2.934ns (73.279%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.118     3.131 r  compDisplayClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.131    compDisplayClock/counter[5]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.075     9.103    compDisplayClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.071ns (26.632%)  route 2.951ns (73.368%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.119     3.148 r  compDisplayClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.148    compDisplayClock/counter[4]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.128    compDisplayClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.070ns (26.640%)  route 2.947ns (73.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.118     3.143 r  compDisplayClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.143    compDisplayClock/counter[2]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.128    compDisplayClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.076ns (27.431%)  route 2.847ns (72.569%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.049 r  compDisplayClock/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.049    compDisplayClock/counter[13]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.029     9.057    compDisplayClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.076ns (27.445%)  route 2.845ns (72.555%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.605     2.923    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.047 r  compDisplayClock/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.047    compDisplayClock/counter[14]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.059    compDisplayClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.076ns (27.509%)  route 2.836ns (72.491%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.596     2.914    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.038 r  compDisplayClock/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.038    compDisplayClock/counter[15]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.059    compDisplayClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.102ns (27.909%)  route 2.847ns (72.091%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.150     3.075 r  compDisplayClock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.075    compDisplayClock/counter[8]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.075     9.103    compDisplayClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.156    -0.289    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  compDisplayClock/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    compDisplayClock/clockOut_i_1__0_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.091    -0.479    compDisplayClock/clockOut_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.204    -0.271    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    compClock1Hz/p_0_in[26]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.205    -0.270    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    compClock1Hz/p_0_in[25]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.486%)  route 0.232ns (55.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.232    -0.213    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.168 r  compDisplayClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    compDisplayClock/counter[0]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.092    -0.478    compDisplayClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.242    compClock1Hz/counter[0]
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.197 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    compClock1Hz/p_0_in[0]
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.838    -0.852    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y2          FDCE (Hold_fdce_C_D)         0.092    -0.522    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.143%)  route 0.266ns (58.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.266    -0.209    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  compClock1Hz/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    compClock1Hz/p_0_in[17]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.091    -0.508    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.673%)  route 0.295ns (61.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.295    -0.180    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.135 r  compClock1Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    compClock1Hz/p_0_in[23]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092    -0.487    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.754%)  route 0.294ns (61.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.294    -0.181    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    compClock1Hz/p_0_in[21]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.091    -0.488    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.826%)  route 0.319ns (63.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.319    -0.156    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.111 r  compClock1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    compClock1Hz/p_0_in[19]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092    -0.507    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.919%)  route 0.307ns (57.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.206    -0.269    compClock1Hz/counter[25]
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          0.101    -0.123    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  compClock1Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.078    compClock1Hz/p_0_in[18]
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091    -0.487    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6      compClock1Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y2      compClock1Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6      compClock1Hz/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y7      compClock1Hz/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  inClock
  To Clock:  inClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.076ns (26.831%)  route 2.934ns (73.169%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.137 r  compDisplayClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.137    compDisplayClock/counter[3]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.076ns (26.723%)  route 2.951ns (73.277%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.153 r  compDisplayClock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.153    compDisplayClock/counter[12]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.031     9.083    compDisplayClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.076ns (26.749%)  route 2.947ns (73.251%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.149 r  compDisplayClock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.149    compDisplayClock/counter[10]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.029     9.081    compDisplayClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.070ns (26.721%)  route 2.934ns (73.279%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.118     3.131 r  compDisplayClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.131    compDisplayClock/counter[5]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.071ns (26.632%)  route 2.951ns (73.368%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.119     3.148 r  compDisplayClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.148    compDisplayClock/counter[4]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.070ns (26.640%)  route 2.947ns (73.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.118     3.143 r  compDisplayClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.143    compDisplayClock/counter[2]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.076ns (27.431%)  route 2.847ns (72.569%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.049 r  compDisplayClock/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.049    compDisplayClock/counter[13]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.076ns (27.445%)  route 2.845ns (72.555%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.605     2.923    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.047 r  compDisplayClock/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.047    compDisplayClock/counter[14]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.076ns (27.509%)  route 2.836ns (72.491%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.596     2.914    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.038 r  compDisplayClock/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.038    compDisplayClock/counter[15]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.102ns (27.909%)  route 2.847ns (72.091%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.150     3.075 r  compDisplayClock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.075    compDisplayClock/counter[8]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.156    -0.289    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  compDisplayClock/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    compDisplayClock/clockOut_i_1__0_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.091    -0.479    compDisplayClock/clockOut_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.204    -0.271    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    compClock1Hz/p_0_in[26]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.205    -0.270    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    compClock1Hz/p_0_in[25]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.486%)  route 0.232ns (55.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.232    -0.213    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.168 r  compDisplayClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    compDisplayClock/counter[0]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.092    -0.478    compDisplayClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.242    compClock1Hz/counter[0]
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.197 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    compClock1Hz/p_0_in[0]
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.838    -0.852    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y2          FDCE (Hold_fdce_C_D)         0.092    -0.522    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.143%)  route 0.266ns (58.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.266    -0.209    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  compClock1Hz/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    compClock1Hz/p_0_in[17]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.091    -0.508    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.673%)  route 0.295ns (61.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.295    -0.180    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.135 r  compClock1Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    compClock1Hz/p_0_in[23]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092    -0.487    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.754%)  route 0.294ns (61.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.294    -0.181    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    compClock1Hz/p_0_in[21]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.091    -0.488    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.826%)  route 0.319ns (63.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.319    -0.156    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.111 r  compClock1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    compClock1Hz/p_0_in[19]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092    -0.507    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.919%)  route 0.307ns (57.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.206    -0.269    compClock1Hz/counter[25]
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          0.101    -0.123    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  compClock1Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.078    compClock1Hz/p_0_in[18]
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091    -0.487    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6      compClock1Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y2      compClock1Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6      compClock1Hz/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y7      compClock1Hz/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y6      compClock1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y7      compClock1Hz/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y7      compClock1Hz/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y3      compClock1Hz/counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.076ns (26.831%)  route 2.934ns (73.169%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.137 r  compDisplayClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.137    compDisplayClock/counter[3]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.076ns (26.723%)  route 2.951ns (73.277%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.153 r  compDisplayClock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.153    compDisplayClock/counter[12]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.031     9.083    compDisplayClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.076ns (26.749%)  route 2.947ns (73.251%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.149 r  compDisplayClock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.149    compDisplayClock/counter[10]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.029     9.081    compDisplayClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.070ns (26.721%)  route 2.934ns (73.279%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.118     3.131 r  compDisplayClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.131    compDisplayClock/counter[5]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.071ns (26.632%)  route 2.951ns (73.368%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.119     3.148 r  compDisplayClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.148    compDisplayClock/counter[4]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.070ns (26.640%)  route 2.947ns (73.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.118     3.143 r  compDisplayClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.143    compDisplayClock/counter[2]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.076ns (27.431%)  route 2.847ns (72.569%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.049 r  compDisplayClock/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.049    compDisplayClock/counter[13]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.076ns (27.445%)  route 2.845ns (72.555%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.605     2.923    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.047 r  compDisplayClock/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.047    compDisplayClock/counter[14]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.076ns (27.509%)  route 2.836ns (72.491%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.596     2.914    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.038 r  compDisplayClock/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.038    compDisplayClock/counter[15]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.102ns (27.909%)  route 2.847ns (72.091%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.150     3.075 r  compDisplayClock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.075    compDisplayClock/counter[8]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.156    -0.289    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  compDisplayClock/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    compDisplayClock/clockOut_i_1__0_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.091    -0.405    compDisplayClock/clockOut_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.204    -0.271    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    compClock1Hz/p_0_in[26]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.205    -0.270    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    compClock1Hz/p_0_in[25]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.486%)  route 0.232ns (55.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.232    -0.213    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.168 r  compDisplayClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    compDisplayClock/counter[0]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.092    -0.404    compDisplayClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.242    compClock1Hz/counter[0]
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.197 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    compClock1Hz/p_0_in[0]
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.838    -0.852    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X55Y2          FDCE (Hold_fdce_C_D)         0.092    -0.448    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.143%)  route 0.266ns (58.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.266    -0.209    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  compClock1Hz/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    compClock1Hz/p_0_in[17]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.091    -0.434    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.673%)  route 0.295ns (61.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.295    -0.180    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.135 r  compClock1Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    compClock1Hz/p_0_in[23]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092    -0.413    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.754%)  route 0.294ns (61.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.294    -0.181    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    compClock1Hz/p_0_in[21]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.091    -0.414    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.826%)  route 0.319ns (63.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.319    -0.156    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.111 r  compClock1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    compClock1Hz/p_0_in[19]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092    -0.433    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.919%)  route 0.307ns (57.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.206    -0.269    compClock1Hz/counter[25]
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          0.101    -0.123    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  compClock1Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.078    compClock1Hz/p_0_in[18]
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091    -0.413    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager_1
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.076ns (26.831%)  route 2.934ns (73.169%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.137 r  compDisplayClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.137    compDisplayClock/counter[3]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[3]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.076ns (26.723%)  route 2.951ns (73.277%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.153 r  compDisplayClock/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.153    compDisplayClock/counter[12]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[12]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.031     9.083    compDisplayClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.076ns (26.749%)  route 2.947ns (73.251%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.149 r  compDisplayClock/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.149    compDisplayClock/counter[10]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[10]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.029     9.081    compDisplayClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.070ns (26.721%)  route 2.934ns (73.279%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.695     3.013    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I0_O)        0.118     3.131 r  compDisplayClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.131    compDisplayClock/counter[5]_i_1_n_0
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y3          FDCE                                         r  compDisplayClock/counter_reg[5]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.071ns (26.632%)  route 2.951ns (73.368%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.711     3.029    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.119     3.148 r  compDisplayClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.148    compDisplayClock/counter[4]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[4]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.070ns (26.640%)  route 2.947ns (73.360%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.707     3.025    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.118     3.143 r  compDisplayClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.143    compDisplayClock/counter[2]_i_1_n_0
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[2]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075     9.127    compDisplayClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.076ns (27.431%)  route 2.847ns (72.569%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.049 r  compDisplayClock/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.049    compDisplayClock/counter[13]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[13]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.029     9.056    compDisplayClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.076ns (27.445%)  route 2.845ns (72.555%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.605     2.923    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.047 r  compDisplayClock/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.047    compDisplayClock/counter[14]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[14]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.076ns (27.509%)  route 2.836ns (72.491%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.596     2.914    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.038 r  compDisplayClock/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.038    compDisplayClock/counter[15]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[15]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.031     9.058    compDisplayClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 compDisplayClock/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.102ns (27.909%)  route 2.847ns (72.091%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.638    -0.874    compDisplayClock/out100MHz
    SLICE_X63Y4          FDCE                                         r  compDisplayClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  compDisplayClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.957     0.540    compDisplayClock/counter_reg_n_0_[16]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.124     0.664 f  compDisplayClock/counter[0]_i_4/O
                         net (fo=6, routed)           0.578     1.242    compDisplayClock/counter[0]_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.366 r  compDisplayClock/counter[0]_i_3/O
                         net (fo=2, routed)           0.441     1.807    compDisplayClock/counter[0]_i_3_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.931 r  compDisplayClock/counter[18]_i_4/O
                         net (fo=1, routed)           0.263     2.194    compDisplayClock/counter[18]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  compDisplayClock/counter[18]_i_2/O
                         net (fo=18, routed)          0.607     2.925    compDisplayClock/counter[18]_i_2_n_0
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.150     3.075 r  compDisplayClock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.075    compDisplayClock/counter[8]_i_1_n_0
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          1.519     8.524    compDisplayClock/out100MHz
    SLICE_X65Y6          FDCE                                         r  compDisplayClock/counter_reg[8]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y6          FDCE (Setup_fdce_C_D)        0.075     9.102    compDisplayClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.156    -0.289    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  compDisplayClock/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    compDisplayClock/clockOut_i_1__0_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/clockOut_reg/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.091    -0.405    compDisplayClock/clockOut_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.204    -0.271    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    compClock1Hz/p_0_in[26]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.205    -0.270    compClock1Hz/counter[26]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    compClock1Hz/p_0_in[25]
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 compDisplayClock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDisplayClock/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.486%)  route 0.232ns (55.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.595    -0.586    compDisplayClock/out100MHz
    SLICE_X65Y5          FDCE                                         r  compDisplayClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  compDisplayClock/counter_reg[11]/Q
                         net (fo=4, routed)           0.232    -0.213    compDisplayClock/counter_reg_n_0_[11]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045    -0.168 r  compDisplayClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    compDisplayClock/counter[0]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.866    -0.824    compDisplayClock/out100MHz
    SLICE_X65Y4          FDCE                                         r  compDisplayClock/counter_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.092    -0.404    compDisplayClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.473 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.242    compClock1Hz/counter[0]
    SLICE_X55Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.197 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    compClock1Hz/p_0_in[0]
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.838    -0.852    compClock1Hz/out100MHz
    SLICE_X55Y2          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X55Y2          FDCE (Hold_fdce_C_D)         0.092    -0.448    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.143%)  route 0.266ns (58.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.266    -0.209    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  compClock1Hz/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    compClock1Hz/p_0_in[17]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.091    -0.434    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.673%)  route 0.295ns (61.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.295    -0.180    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.135 r  compClock1Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    compClock1Hz/p_0_in[23]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092    -0.413    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.754%)  route 0.294ns (61.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.294    -0.181    compClock1Hz/counter[26]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    compClock1Hz/p_0_in[21]
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X57Y7          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.091    -0.414    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.826%)  route 0.319ns (63.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.319    -0.156    compClock1Hz/counter[26]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.111 r  compClock1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    compClock1Hz/p_0_in[19]
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X55Y6          FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092    -0.433    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.919%)  route 0.307ns (57.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.616    compClock1Hz/out100MHz
    SLICE_X55Y7          FDCE                                         r  compClock1Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  compClock1Hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.206    -0.269    compClock1Hz/counter[25]
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          0.101    -0.123    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  compClock1Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.078    compClock1Hz/p_0_in[18]
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=48, routed)          0.837    -0.853    compClock1Hz/out100MHz
    SLICE_X57Y6          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091    -0.413    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.335    





