#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 12:53:02 2021
# Process ID: 24780
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27192 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/ntt_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/barret_reduce_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 803.578 ; gain = 143.461
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_0
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_0
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_3
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_2
Adding component instance block -- xilinx.com:user:dual_bram:1.0 - dual_bram_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_1
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_2
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_3
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_4
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_5
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_0
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_1
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_2
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_3
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_4
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_5
Adding component instance block -- xilinx.com:user:poly_tomont:1.0 - poly_tomont_0
Adding component instance block -- xilinx.com:user:polyvec_reduce:1.0 - polyvec_reduce_0
Adding component instance block -- xilinx.com:user:timer2:1.0 - timer2_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_6
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:user:polyvec_ntt:1.0 - polyvec_ntt_0
Adding component instance block -- xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 - polyvec_basemul_acc_0
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_0
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_1
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_2
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_3
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_4
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_5
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_6
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_7
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_8
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_9
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_10
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_11
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_12
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_13
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_14
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_15
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_16
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_17
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_18
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_19
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_20
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_21
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_22
Adding component instance block -- xilinx.com:user:signal_multiplexer:1.0 - signal_multiplexer_23
Successfully read diagram <kyberBD> from BD file <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 893.523 ; gain = 86.574
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:02:11 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:02:11 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_20]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_21]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_22]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_23]
endgroup
set_property location {7 3557 2410} [get_bd_cells fqmul_5]
set_property location {7 3557 1977} [get_bd_cells fqmul_4]
set_property location {7 3557 1997} [get_bd_cells fqmul_4]
set_property location {7 3576 2693} [get_bd_cells fqmul_6]
set_property location {7 3566 3172} [get_bd_cells fqmul_7]
set_property location {7 3564 2846} [get_bd_cells fqmul_6]
set_property location {7 3563 2461} [get_bd_cells fqmul_5]
set_property location {7 3571 2441} [get_bd_cells fqmul_5]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]'
connect_bd_net [get_bd_pins signal_multiplexer_20/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_20/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_20/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_22/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_22/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_22/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_23/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul1]
delete_bd_objs [get_bd_nets fqmul_6_data_out]
delete_bd_objs [get_bd_nets fqmul_7_valid_out]
delete_bd_objs [get_bd_nets fqmul_7_data_out]
delete_bd_objs [get_bd_nets fqmul_6_valid_out]
connect_bd_net [get_bd_pins fqmul_4/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_4/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_5/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul1]
connect_bd_net [get_bd_pins fqmul_5/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul1]
delete_bd_objs [get_bd_nets signal_multiplexer_11_data] [get_bd_cells signal_multiplexer_11]
delete_bd_objs [get_bd_nets signal_multiplexer_10_valid] [get_bd_nets signal_multiplexer_10_data] [get_bd_cells signal_multiplexer_10]
delete_bd_objs [get_bd_nets signal_multiplexer_9_data] [get_bd_cells signal_multiplexer_9]
delete_bd_objs [get_bd_nets signal_multiplexer_8_valid] [get_bd_nets signal_multiplexer_8_data] [get_bd_cells signal_multiplexer_8]
delete_bd_objs [get_bd_nets fqmul_6_valid_out_mont] [get_bd_nets fqmul_6_data_out_mont] [get_bd_cells fqmul_6]
delete_bd_objs [get_bd_nets fqmul_7_valid_out_mont] [get_bd_nets fqmul_7_data_out_mont] [get_bd_cells fqmul_7]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_4]
WARNING: [BD 41-1684] Pin /signal_multiplexer_4/en_1 is now disabled. All connections to this pin have been removed. 
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_5]
WARNING: [BD 41-1684] Pin /signal_multiplexer_5/en_1 is now disabled. All connections to this pin have been removed. 
endgroup
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_23 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.090 ; gain = 152.078
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:29:44 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:29:44 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]'
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_6]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_7]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_6/valid_1] [get_bd_pins fqmul_4/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/data_1] [get_bd_pins fqmul_4/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/valid_1] [get_bd_pins fqmul_5/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/data_1] [get_bd_pins fqmul_5/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_7/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
save_bd_design
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_ntt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_multiplexer_23 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.086 ; gain = 39.648
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Mar  2 13:46:41 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Tue Mar  2 13:46:41 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_18]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_19]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_19]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_18]'
INFO: [Common 17-17] undo 'startgroup'
