# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_udp_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_udp xil_defaultlib.glbl 
# Start time: 17:01:45 on Jul 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "tb_udp(fast)".
# Loading work.tb_udp(fast)
# Loading work.udp(fast)
# Loading work.udp_rx(fast)
# Loading work.udp_tx(fast)
# Loading work.crc32_d8(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../../sim/tb/tb_udp.v(147): [PCDPC] - Port size (8) does not match connection size (32) for port 'tx_data'. The port definition is at: ../../../../../rtl/udp/udp.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_udp/u_udp File: ../../../../../rtl/udp/udp.v
# 1
# 1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Admin  Hostname: DESKTOP-OE2QKLR  ProcessID: 27308
#           Attempting to use alternate WLF file "./wlft4b516j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4b516j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint sim:/tb_udp/u_udp/u_udp_tx/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_udp(fast)
# Loading work.udp(fast)
# Loading work.udp_rx(fast)
# Loading work.udp_tx(fast)
# Loading work.crc32_d8(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../../sim/tb/tb_udp.v(147): [PCDPC] - Port size (8) does not match connection size (32) for port 'tx_data'. The port definition is at: ../../../../../rtl/udp/udp.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_udp/u_udp File: ../../../../../rtl/udp/udp.v
run -all
# End time: 18:00:25 on Jul 10,2023, Elapsed time: 0:58:40
# Errors: 0, Warnings: 4
