$date
	Thu Oct 13 10:26:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Encoder_Tb $end
$scope module Encoder_Dut $end
$var wire 16 ! In [0:15] $end
$var reg 4 " Y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b1 !
$end
#5
b10 "
b10 !
#10
b11 "
b100 !
#15
b100 "
b1000 !
#20
b101 "
b10000 !
#25
b110 "
b100000 !
#30
b111 "
b1000000 !
#35
b1000 "
b10000000 !
#40
b1001 "
b100000000 !
#45
b1010 "
b1000000000 !
#50
b1011 "
b10000000000 !
#55
b1100 "
b100000000000 !
#60
b1101 "
b1000000000000 !
#65
b1110 "
b10000000000000 !
#70
b1111 "
b100000000000000 !
