
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000002 cycles: 660448 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9696787 heartbeat IPC: 1.03127 cumulative IPC: 0.995979 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 20161358 heartbeat IPC: 0.955605 cumulative IPC: 0.974313 (Simulation time: 0 hr 1 min 31 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 29790391 heartbeat IPC: 1.03853 cumulative IPC: 0.995539 (Simulation time: 0 hr 2 min 18 sec) 
Finished CPU 0 instructions: 29000000 cycles: 29129943 cumulative IPC: 0.995539 (Simulation time: 0 hr 2 min 18 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.995539 instructions: 29000000 cycles: 29129943
L1D TOTAL     ACCESS:   11715739  HIT:   11566520  MISS:     149219
L1D LOAD      ACCESS:    9307209  HIT:    9243918  MISS:      63291
L1D RFO       ACCESS:    2408530  HIT:    2322602  MISS:      85928
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7391202  HIT:    7391131  MISS:         71
L1I LOAD      ACCESS:    7391202  HIT:    7391131  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     366600  HIT:     274213  MISS:      92387
L2C LOAD      ACCESS:      63341  HIT:      60621  MISS:       2720
L2C RFO       ACCESS:      85928  HIT:       2653  MISS:      83275
L2C PREFETCH  ACCESS:     130944  HIT:     124569  MISS:       6375
L2C WRITEBACK ACCESS:      86387  HIT:      86370  MISS:         17
L2C PREFETCH  REQUESTED:     136214  ISSUED:     136214  USEFUL:       6632  USELESS:        473
LLC TOTAL     ACCESS:     175493  HIT:     115153  MISS:      60340
LLC LOAD      ACCESS:       2712  HIT:       2051  MISS:        661
LLC RFO       ACCESS:      83275  HIT:      25065  MISS:      58210
LLC PREFETCH  ACCESS:       6390  HIT:       4928  MISS:       1462
LLC WRITEBACK ACCESS:      83116  HIT:      83109  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        346  USELESS:       1059
Major fault: 0 Minor fault: 558
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      38365  ROW_BUFFER_MISS:      21961
 DBUS_CONGESTED:      49171
 WQ ROW_BUFFER_HIT:      17358  ROW_BUFFER_MISS:      29046  FULL:          0

 AVG_CONGESTED_CYCLE: 13
