Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 17:14:41 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_xdma_0_0_utilization_synth.rpt -pb design_1_xdma_0_0_utilization_synth.pb
| Design       : design_1_xdma_0_0
| Device       : xazu5evsfvc784-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 16206 |     0 |    117120 | 13.84 |
|   LUT as Logic             | 14167 |     0 |    117120 | 12.10 |
|   LUT as Memory            |  2039 |     0 |     57600 |  3.54 |
|     LUT as Distributed RAM |  2028 |     0 |           |       |
|     LUT as Shift Register  |    11 |     0 |           |       |
| CLB Registers              | 18980 |     0 |    234240 |  8.10 |
|   Register as Flip Flop    | 18980 |     0 |    234240 |  8.10 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
| CARRY8                     |   290 |     0 |     14640 |  1.98 |
| F7 Muxes                   |   200 |     0 |     58560 |  0.34 |
| F8 Muxes                   |    37 |     0 |     29280 |  0.13 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 320   |          Yes |           - |        Reset |
| 121   |          Yes |         Set |            - |
| 18473 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   50 |     0 |       144 | 34.72 |
|   RAMB36/FIFO*    |   50 |     0 |       144 | 34.72 |
|     RAMB36E2 only |   50 |       |           |       |
|   RAMB18          |    0 |     0 |       288 |  0.00 |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       252 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       352 |  1.99 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    7 |     0 |        96 |  7.29 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    2 |     2 |         4 |  50.00 |
| GTHE4_COMMON    |    1 |     0 |         1 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    1 |     0 |         2 |  50.00 |
| PS8             |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 18473 |            Register |
| LUT6          |  5864 |                 CLB |
| LUT3          |  3807 |                 CLB |
| RAMD32        |  3220 |                 CLB |
| LUT5          |  3123 |                 CLB |
| LUT4          |  2617 |                 CLB |
| LUT2          |  1246 |                 CLB |
| LUT1          |   642 |                 CLB |
| RAMS32        |   452 |                 CLB |
| FDCE          |   320 |            Register |
| CARRY8        |   290 |                 CLB |
| MUXF7         |   200 |                 CLB |
| RAMD64E       |   128 |                 CLB |
| FDSE          |   121 |            Register |
| FDPE          |    66 |            Register |
| RAMB36E2      |    50 |           Block Ram |
| MUXF8         |    37 |                 CLB |
| RAMS64E       |    36 |                 CLB |
| SRL16E        |     9 |                 CLB |
| BUFG_GT       |     7 |               Clock |
| BUFG_GT_SYNC  |     3 |               Clock |
| SRLC32E       |     2 |                 CLB |
| GTHE4_CHANNEL |     2 |            Advanced |
| PCIE40E4      |     1 |            Advanced |
| GTHE4_COMMON  |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


