
`timescale 1ns / 1ns

module test;




cdsModule_0 top(); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/vbarbaza/thesis/LSTM-GRU_run1/testfixture.verilog file
`include "/home/vbarbaza/thesis/LSTM-GRU_run1/testfixture.verilog"

`endif

endmodule 
