<profile>

<section name = "Vitis HLS Report for 'ConvWeightToArray'" level="0">
<item name = "Date">Tue Feb 25 14:23:54 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.937 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 9219, 10.000 ns, 92.190 us, 1, 9219, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78">ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2, 9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 41, 334, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 33, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78">ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2, 0, 0, 41, 334, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Conv_SA_W_0_0_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_0_1_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_0_2_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_0_3_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_1_0_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_1_1_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_1_2_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_1_3_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_2_0_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_2_1_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_2_2_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_2_3_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_3_0_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_3_1_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_3_2_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_3_3_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="fifo_conv_w_0_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_1_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_2_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_3_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_s_reg_136">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="fifo_conv_w_0_dout">in, 128, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_empty_n">in, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_read">out, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_1_dout">in, 128, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_empty_n">in, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_read">out, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_2_dout">in, 128, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_empty_n">in, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_read">out, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_3_dout">in, 128, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_empty_n">in, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_read">out, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="Conv_SA_W_0_0_din">out, 32, ap_fifo, Conv_SA_W_0_0, pointer</column>
<column name="Conv_SA_W_0_0_full_n">in, 1, ap_fifo, Conv_SA_W_0_0, pointer</column>
<column name="Conv_SA_W_0_0_write">out, 1, ap_fifo, Conv_SA_W_0_0, pointer</column>
<column name="Conv_SA_W_0_1_din">out, 32, ap_fifo, Conv_SA_W_0_1, pointer</column>
<column name="Conv_SA_W_0_1_full_n">in, 1, ap_fifo, Conv_SA_W_0_1, pointer</column>
<column name="Conv_SA_W_0_1_write">out, 1, ap_fifo, Conv_SA_W_0_1, pointer</column>
<column name="Conv_SA_W_0_2_din">out, 32, ap_fifo, Conv_SA_W_0_2, pointer</column>
<column name="Conv_SA_W_0_2_full_n">in, 1, ap_fifo, Conv_SA_W_0_2, pointer</column>
<column name="Conv_SA_W_0_2_write">out, 1, ap_fifo, Conv_SA_W_0_2, pointer</column>
<column name="Conv_SA_W_0_3_din">out, 32, ap_fifo, Conv_SA_W_0_3, pointer</column>
<column name="Conv_SA_W_0_3_full_n">in, 1, ap_fifo, Conv_SA_W_0_3, pointer</column>
<column name="Conv_SA_W_0_3_write">out, 1, ap_fifo, Conv_SA_W_0_3, pointer</column>
<column name="Conv_SA_W_1_0_din">out, 32, ap_fifo, Conv_SA_W_1_0, pointer</column>
<column name="Conv_SA_W_1_0_full_n">in, 1, ap_fifo, Conv_SA_W_1_0, pointer</column>
<column name="Conv_SA_W_1_0_write">out, 1, ap_fifo, Conv_SA_W_1_0, pointer</column>
<column name="Conv_SA_W_1_1_din">out, 32, ap_fifo, Conv_SA_W_1_1, pointer</column>
<column name="Conv_SA_W_1_1_full_n">in, 1, ap_fifo, Conv_SA_W_1_1, pointer</column>
<column name="Conv_SA_W_1_1_write">out, 1, ap_fifo, Conv_SA_W_1_1, pointer</column>
<column name="Conv_SA_W_1_2_din">out, 32, ap_fifo, Conv_SA_W_1_2, pointer</column>
<column name="Conv_SA_W_1_2_full_n">in, 1, ap_fifo, Conv_SA_W_1_2, pointer</column>
<column name="Conv_SA_W_1_2_write">out, 1, ap_fifo, Conv_SA_W_1_2, pointer</column>
<column name="Conv_SA_W_1_3_din">out, 32, ap_fifo, Conv_SA_W_1_3, pointer</column>
<column name="Conv_SA_W_1_3_full_n">in, 1, ap_fifo, Conv_SA_W_1_3, pointer</column>
<column name="Conv_SA_W_1_3_write">out, 1, ap_fifo, Conv_SA_W_1_3, pointer</column>
<column name="Conv_SA_W_2_0_din">out, 32, ap_fifo, Conv_SA_W_2_0, pointer</column>
<column name="Conv_SA_W_2_0_full_n">in, 1, ap_fifo, Conv_SA_W_2_0, pointer</column>
<column name="Conv_SA_W_2_0_write">out, 1, ap_fifo, Conv_SA_W_2_0, pointer</column>
<column name="Conv_SA_W_2_1_din">out, 32, ap_fifo, Conv_SA_W_2_1, pointer</column>
<column name="Conv_SA_W_2_1_full_n">in, 1, ap_fifo, Conv_SA_W_2_1, pointer</column>
<column name="Conv_SA_W_2_1_write">out, 1, ap_fifo, Conv_SA_W_2_1, pointer</column>
<column name="Conv_SA_W_2_2_din">out, 32, ap_fifo, Conv_SA_W_2_2, pointer</column>
<column name="Conv_SA_W_2_2_full_n">in, 1, ap_fifo, Conv_SA_W_2_2, pointer</column>
<column name="Conv_SA_W_2_2_write">out, 1, ap_fifo, Conv_SA_W_2_2, pointer</column>
<column name="Conv_SA_W_2_3_din">out, 32, ap_fifo, Conv_SA_W_2_3, pointer</column>
<column name="Conv_SA_W_2_3_full_n">in, 1, ap_fifo, Conv_SA_W_2_3, pointer</column>
<column name="Conv_SA_W_2_3_write">out, 1, ap_fifo, Conv_SA_W_2_3, pointer</column>
<column name="Conv_SA_W_3_0_din">out, 32, ap_fifo, Conv_SA_W_3_0, pointer</column>
<column name="Conv_SA_W_3_0_full_n">in, 1, ap_fifo, Conv_SA_W_3_0, pointer</column>
<column name="Conv_SA_W_3_0_write">out, 1, ap_fifo, Conv_SA_W_3_0, pointer</column>
<column name="Conv_SA_W_3_1_din">out, 32, ap_fifo, Conv_SA_W_3_1, pointer</column>
<column name="Conv_SA_W_3_1_full_n">in, 1, ap_fifo, Conv_SA_W_3_1, pointer</column>
<column name="Conv_SA_W_3_1_write">out, 1, ap_fifo, Conv_SA_W_3_1, pointer</column>
<column name="Conv_SA_W_3_2_din">out, 32, ap_fifo, Conv_SA_W_3_2, pointer</column>
<column name="Conv_SA_W_3_2_full_n">in, 1, ap_fifo, Conv_SA_W_3_2, pointer</column>
<column name="Conv_SA_W_3_2_write">out, 1, ap_fifo, Conv_SA_W_3_2, pointer</column>
<column name="Conv_SA_W_3_3_din">out, 32, ap_fifo, Conv_SA_W_3_3, pointer</column>
<column name="Conv_SA_W_3_3_full_n">in, 1, ap_fifo, Conv_SA_W_3_3, pointer</column>
<column name="Conv_SA_W_3_3_write">out, 1, ap_fifo, Conv_SA_W_3_3, pointer</column>
<column name="num_w_in">in, 30, ap_none, num_w_in, scalar</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
</table>
</item>
</section>
</profile>
