Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'O' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/top.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'keycode' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'product' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'quotient' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'remainder' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'sine' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'cosine' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'tangent' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:140]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'sine' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'cosine' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'sqrt' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'result' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'expo_result' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'num1' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'num2' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'quotient' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'remainder' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'num1' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/exponential.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'result' [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/exponential.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(COUNT_MAX=19,COUNT_WID...
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.bin2ascii_default
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.sine
Compiling module xil_defaultlib.cosine
Compiling module xil_defaultlib.tangent
Compiling module xil_defaultlib.square_root
Compiling module xil_defaultlib.powering_function
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.main_cal
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
