$date
	Sun Oct 23 09:48:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#83477
b10101 !
1"
#83478
b10101 &
b10101 %
1$
#83479
0"
#83482
b1000000 &
b1000000 %
#83486
b100000 &
b100000 %
#83490
b10000 &
b10000 %
#83494
b1000 &
b1000 %
#83498
b100 &
b100 %
#83502
b10 &
b10 %
#83506
b1 &
b1 %
1#
#83510
b0 &
0#
b0 %
0$
#1108720
b11101 !
1"
#1108722
b11101 &
b11101 %
1$
#1108723
0"
#1108726
b1011000 &
b1011000 %
#1108730
b101100 &
b101100 %
#1108734
b10110 &
b10110 %
#1108738
b1011 &
b1011 %
#1108742
b100010 &
b100010 %
#1108746
b10001 &
b10001 %
#1108750
b110100 &
b110100 %
#1108754
b11010 &
b11010 %
#1108758
b1101 &
b1101 %
#1108762
b101000 &
b101000 %
#1108766
b10100 &
b10100 %
#1108770
b1010 &
b1010 %
#1108774
b101 &
b101 %
#1108778
b10000 &
b10000 %
#1108782
b1000 &
b1000 %
#1108786
b100 &
b100 %
#1108790
b10 &
b10 %
#1108794
b1 &
b1 %
1#
#1108798
b0 &
0#
b0 %
0$
#2127192
b110 !
1"
#2127194
b110 &
b110 %
1$
#2127195
0"
#2127198
b11 &
b11 %
#2127202
b1010 &
b1010 %
#2127206
b101 &
b101 %
#2127210
b10000 &
b10000 %
#2127214
b1000 &
b1000 %
#2127218
b100 &
b100 %
#2127222
b10 &
b10 %
#2127226
b1 &
b1 %
1#
#2127230
b0 &
0#
b0 %
0$
#4500012
