Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Scheme.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Scheme.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Scheme"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Scheme
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/VGA_GAME/VGA.vhd" in Library work.
Architecture behavioral of Entity vgadriver is up to date.
Compiling vhdl file "C:/Users/lab/VGA_GAME/Map.vhd" in Library work.
Entity <gamemap> compiled.
Entity <gamemap> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/VGA_GAME/Scheme.vhf" in Library work.
Entity <scheme> compiled.
Entity <scheme> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Scheme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGAdriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GameMap> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Scheme> in library <work> (Architecture <behavioral>).
Entity <Scheme> analyzed. Unit <Scheme> generated.

Analyzing Entity <VGAdriver> in library <work> (Architecture <behavioral>).
Entity <VGAdriver> analyzed. Unit <VGAdriver> generated.

Analyzing Entity <GameMap> in library <work> (Architecture <behavioral>).
Entity <GameMap> analyzed. Unit <GameMap> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGAdriver>.
    Related source file is "C:/Users/lab/VGA_GAME/VGA.vhd".
WARNING:Xst:1780 - Signal <v_synchron> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <red_gb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <h_synchron> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_CNT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_25>.
    Found 10-bit up counter for signal <h_cnt>.
    Found 10-bit comparator less for signal <h_cnt$cmp_lt0000> created at line 51.
    Found 10-bit subtractor for signal <PIX_X$addsub0000> created at line 91.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0000> created at line 90.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0001> created at line 90.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0000> created at line 90.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0001> created at line 90.
    Found 9-bit subtractor for signal <PIX_Y$addsub0000> created at line 92.
    Found 10-bit up counter for signal <v_cnt>.
    Found 10-bit comparator less for signal <v_cnt$cmp_lt0000> created at line 55.
    Found 10-bit comparator less for signal <VGA_HS$cmp_lt0000> created at line 69.
    Found 10-bit comparator less for signal <VGA_VS$cmp_lt0000> created at line 80.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGAdriver> synthesized.


Synthesizing Unit <GameMap>.
    Related source file is "C:/Users/lab/VGA_GAME/Map.vhd".
WARNING:Xst:1780 - Signal <counter_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <RGB> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <Q> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 3-bit latch for signal <RGB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator less for signal <mux0000$cmp_lt0000> created at line 68.
    Found 10-bit comparator less for signal <mux0000$cmp_lt0001> created at line 68.
    Found 10-bit comparator less for signal <mux0000$cmp_lt0002> created at line 68.
    Found 10-bit comparator less for signal <mux0000$cmp_lt0003> created at line 68.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 68.
    Found 9-bit comparator less for signal <RGB$cmp_lt0001> created at line 68.
    Summary:
	inferred   6 Comparator(s).
Unit <GameMap> synthesized.


Synthesizing Unit <Scheme>.
    Related source file is "C:/Users/lab/VGA_GAME/Scheme.vhf".
Unit <Scheme> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 14
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 14
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Scheme> ...

Optimizing unit <VGAdriver> ...

Optimizing unit <GameMap> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Scheme, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Scheme.ngr
Top Level Output File Name         : Scheme
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 130
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 23
#      LUT2                        : 7
#      LUT2_D                      : 1
#      LUT3                        : 6
#      LUT4                        : 28
#      LUT4_L                      : 1
#      MUXCY                       : 26
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 24
#      FDR                         : 11
#      FDRE                        : 10
#      LDCPE                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       42  out of   4656     0%  
 Number of Slice Flip Flops:             24  out of   9312     0%  
 Number of 4 input LUTs:                 72  out of   9312     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
XLXI_1/clk_251                                  | BUFG                   | 20    |
XLXI_3/RGB_cmp_lt0001(XLXI_3/RGB_cmp_lt000111:O)| NONE(*)(XLXI_3/RGB_1)  | 3     |
Clk_50MHz                                       | BUFGP                  | 1     |
------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
XLXI_3/RGB_1__or0000(XLXI_3/RGB_1__or0000:O)| NONE(XLXI_3/RGB_0)     | 3     |
N0(XST_GND:G)                               | NONE(XLXI_3/RGB_0)     | 2     |
XLXI_3/RGB_1__or0001(XLXI_3/RGB_1__or0001:O)| NONE(XLXI_3/RGB_1)     | 1     |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.142ns (Maximum Frequency: 194.473MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.330ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk_251'
  Clock period: 5.142ns (frequency: 194.473MHz)
  Total number of paths / destination ports: 480 / 50
-------------------------------------------------------------------------
Delay:               5.142ns (Levels of Logic = 3)
  Source:            XLXI_1/h_cnt_7 (FF)
  Destination:       XLXI_1/v_cnt_9 (FF)
  Source Clock:      XLXI_1/clk_251 rising
  Destination Clock: XLXI_1/clk_251 rising

  Data Path: XLXI_1/h_cnt_7 to XLXI_1/v_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.690  XLXI_1/h_cnt_7 (XLXI_1/h_cnt_7)
     LUT3:I0->O            3   0.612   0.454  XLXI_1/PIX_X_cmp_le000021 (XLXI_1/N4)
     LUT4_L:I3->LO         1   0.612   0.103  XLXI_1/h_cnt_cmp_lt0000234 (XLXI_1/h_cnt_cmp_lt0000)
     LUT4:I3->O           10   0.612   0.750  XLXI_1/v_cnt_and000021 (XLXI_1/v_cnt_and0000)
     FDRE:R                    0.795          XLXI_1/v_cnt_0
    ----------------------------------------
    Total                      5.142ns (3.145ns logic, 1.997ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 1.689ns (frequency: 592.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.689ns (Levels of Logic = 0)
  Source:            XLXI_1/clk_25 (FF)
  Destination:       XLXI_1/clk_25 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_1/clk_25 to XLXI_1/clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  XLXI_1/clk_25 (XLXI_1/clk_251)
     FDR:R                     0.795          XLXI_1/clk_25
    ----------------------------------------
    Total                      1.689ns (1.309ns logic, 0.380ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk_251'
  Total number of paths / destination ports: 110 / 5
-------------------------------------------------------------------------
Offset:              10.330ns (Levels of Logic = 6)
  Source:            XLXI_1/h_cnt_7 (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_1/clk_251 rising

  Data Path: XLXI_1/h_cnt_7 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.690  XLXI_1/h_cnt_7 (XLXI_1/h_cnt_7)
     LUT3:I0->O            3   0.612   0.520  XLXI_1/PIX_X_cmp_le000021 (XLXI_1/N4)
     LUT4:I1->O            1   0.612   0.509  XLXI_1/PIX_X_and0000118 (XLXI_1/PIX_X_and0000118)
     LUT3:I0->O            1   0.612   0.509  XLXI_1/PIX_X_and0000120 (XLXI_1/PIX_X_and0000120)
     LUT4:I0->O           14   0.612   1.002  XLXI_1/PIX_X_and0000137 (XLXI_1/PIX_X_and0000)
     LUT2:I0->O            1   0.612   0.357  XLXI_1/VGA_R1 (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                     10.330ns (6.743ns logic, 3.587ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/RGB_cmp_lt0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.152ns (Levels of Logic = 2)
  Source:            XLXI_3/RGB_0 (LATCH)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_3/RGB_cmp_lt0001 falling

  Data Path: XLXI_3/RGB_0 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.588   0.426  XLXI_3/RGB_0 (XLXI_3/RGB_0)
     LUT2:I1->O            1   0.612   0.357  XLXI_1/VGA_B1 (VGA_B_OBUF)
     OBUF:I->O                 3.169          VGA_B_OBUF (VGA_B)
    ----------------------------------------
    Total                      5.152ns (4.369ns logic, 0.783ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.70 secs
 
--> 

Total memory usage is 213660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

