#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 26 15:40:30 2019
# Process ID: 49368
# Current directory: C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29768 C:\Users\franc\Documents\Mestrado\4º Ano\2º Semestre\AAC - Arquitetutra Avançada de Computadores\Laboratorio\Lab1\Lab1.xpr
# Log file: C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/vivado.log
# Journal file: C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1'
INFO: [Project 1-313] Project file moved from 'C:/Users/leone/OneDrive - Universidade de Lisboa/Ambiente de trabalho/AAC2019/leonel/labs 17-18/Lab1/Lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 831.203 ; gain = 239.465
update_compile_order -fileset sources_1
set_property top testSingleCycle [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSingleCycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testSingleCycle_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArithmeticUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/ArithmeticUnitI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArithmeticUnitI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Buf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/FunctionalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FunctionalUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecode'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/LogicUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/LogicUnitI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicUnitI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/RegisterN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/SingleCycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SingleCycle'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/WriteBack.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WriteBack'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/Zero.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zero'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/branchcontrol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'branchcontrol'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sim_1/imports/sim/testSingleCycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testSingleCycle'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b51dfda4d3c463bbe665987e04d6ca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testSingleCycle_behav xil_defaultlib.testSingleCycle -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture structural of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture structural of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture structural of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnitI [arithmeticuniti_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.LogicUnitI [logicuniti_default]
Compiling architecture structural of entity xil_defaultlib.LogicUnit [logicunit_default]
Compiling architecture structural of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Zero [zero_default]
Compiling architecture behavioral of entity xil_defaultlib.Buf [buf_default]
Compiling architecture structural of entity xil_defaultlib.FunctionalUnit [functionalunit_default]
Compiling architecture behavioral of entity xil_defaultlib.branchcontrol [branchcontrol_default]
Compiling architecture structural of entity xil_defaultlib.Execute [execute_default]
Compiling architecture structural of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture structural of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture structural of entity xil_defaultlib.RegisterN [\RegisterN(n_bits=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture structural of entity xil_defaultlib.SingleCycle [singlecycle_default]
Compiling architecture behavioral of entity xil_defaultlib.testsinglecycle
Built simulation snapshot testSingleCycle_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 897.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSingleCycle_behav -key {Behavioral:sim_1:Functional:testSingleCycle} -tclbatch {testSingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testSingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 913.305 ; gain = 15.730
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 913.305 ; gain = 15.730
add_bp {C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionDecode.vhd} 125
remove_bps -file {C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionDecode.vhd} -line 125
add_bp {C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionDecode.vhd} 123
remove_bps -file {C:/Users/franc/Documents/Mestrado/4º Ano/2º Semestre/AAC - Arquitetutra Avançada de Computadores/Laboratorio/Lab1/Lab1.srcs/sources_1/imports/design/InstructionDecode.vhd} -line 123
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.258 ; gain = 71.781
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 17:04:22 2019...
