Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0a60af8b059245528113a446aaf09217 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip --snapshot Lab_5_wrapper_func_synth xil_defaultlib.Lab_5_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'dbg_hub_cv' remains a black box since it has no binding entity [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.sim/sim_1/synth/func/xsim/Lab_5_wrapper_func_synth.vhd:4582]
WARNING: [VRFC 10-4940] 'u_ila_0_cv' remains a black box since it has no binding entity [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/Lab_5_7_Segment.sim/sim_1/synth/func/xsim/Lab_5_wrapper_func_synth.vhd:4588]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture pullup_v of entity unisim.PULLUP [pullup_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bibuf_v of entity unisim.BIBUF [bibuf_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture ps7_v of entity unisim.PS7 [\PS7:lab_5_wrapper:lab_5_i:proce...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.Lab_5_processing_system7_0_0_processing_system7_v5_5_processing_system7 [\Lab_5_processing_system7_0_0_pr...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_processing_system7_0_0 [\Lab_5_processing_system7_0_0:la...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111011111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110110111101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101111111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011100")(0...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_out_LUT [lab_5_top_level_0_0_out_lut_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101000101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100101011110000...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_TTL_serial [lab_5_top_level_0_0_ttl_serial_d...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011110001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111110000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111110011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000011011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000111111011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000011101000")(0...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_TTL_Serial_user_logic [lab_5_top_level_0_0_ttl_serial_u...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111100001111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_univ_bin_counter [lab_5_top_level_0_0_univ_bin_cou...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_btn_debounce_toggle [lab_5_top_level_0_0_btn_debounce...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_btn_debounce_toggle_0 [lab_5_top_level_0_0_btn_debounce...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_btn_debounce_toggle_1 [lab_5_top_level_0_0_btn_debounce...]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0_top_level [lab_5_top_level_0_0_top_level_de...]
Compiling architecture structure of entity xil_defaultlib.Lab_5_top_level_0_0 [lab_5_top_level_0_0_default]
Compiling architecture structure of entity xil_defaultlib.Lab_5 [\Lab_5:lab_5_wrapper:lab_5_i:\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.lab_5_wrapper
Built simulation snapshot Lab_5_wrapper_func_synth
