// Seed: 629740498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_0,
    id_21
);
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_22;
  logic id_23 = id_11;
  parameter id_24 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd87
) (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4
    , id_20,
    input wand id_5,
    input wire id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    output wand id_10,
    input wire _id_11,
    input uwire id_12,
    output supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wand id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20,
      id_21,
      id_21,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20,
      id_20,
      id_20,
      id_21,
      id_20,
      id_21,
      id_20,
      id_21
  );
  wire [id_11 : 1] id_22;
  xor primCall (id_10, id_21, id_4, id_18, id_15, id_8, id_20, id_0, id_12, id_16, id_5, id_3);
endmodule
