// Seed: 980356830
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_4 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  logic id_4 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign id_6[id_5] = 1;
  assign id_13[-1] = ~id_5;
endmodule
