<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1"
  xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
  <name>GD32C231</name>
  <version>1.0</version>
  <description>GD32C231 ARM 32-bit Cortex-M23 Microcontroller based device</description>
  <cpu>
    <name>CM23</name>
    <revision>r0p0</revision>
    <endian>little</endian>
    <mpuPresent>1</mpuPresent>
    <fpuPresent>1</fpuPresent>
    <nvicPrioBits>4</nvicPrioBits>
    <vendorSystickConfig>0</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <!--Bus Interface Properties-->
  <!--the maximum data bit width accessible within a single transfer-->
  <!--Cortex-M23 is byte addressable-->
  <!--Register Default Properties-->
  <size>0x20</size>
  <resetValue>0x0</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>ADC</name>
      <description>Analog-to-digital converter</description>
      <groupName>ADC</groupName>
      <baseAddress>0x40012400</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADC</name>
        <value>13</value>
      </interrupt>
      <registers>
        <register>
          <name>STAT</name>
          <displayName>STAT</displayName>
          <description>Status register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>STRC</name>
              <description>Start flag of routine sequence</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOC</name>
              <description>End flag of sequence conversion</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDE</name>
              <description>Analog watchdog event flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL0</name>
          <displayName>CTL0</displayName>
          <description>Control register 0</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DRES</name>
              <description>ADC resolution</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RWDEN</name>
              <description>Routine channel analog watchdog enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DISNUM</name>
              <description>Number of conversions in discontinuous mode</description>
              <bitOffset>13</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DISRC</name>
              <description>Discontinuous mode on routine sequence</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDSC</name>
              <description>When in scan mode, analog watchdog is effective on a single channel.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SM</name>
              <description>Scan mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDEIE</name>
              <description>Interrupt enable for WDE</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EOCIE</name>
              <description>Interrupt enable for EOC</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDCHSEL</name>
              <description>Analog watchdog channel select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL1</name>
          <displayName>CTL1</displayName>
          <description>Control register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INREFEN</name>
              <description>Channel 17 (internal reference voltage) enable of ADC.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSVEN</name>
              <description>Channel 16 (temperature sensor) enable of ADC.</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SWRCST</name>
              <description>Software start of routine sequence</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ETERC</name>
              <description>External trigger enable for routine sequence</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ETSRC</name>
              <description>External trigger selection for routine sequence</description>
              <bitOffset>17</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAL</name>
              <description>Data alignment</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA request enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CTN</name>
              <description>Continuous mode</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCON</name>
              <description>ADC ON</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SAMPT0</name>
          <displayName>SAMPT0</displayName>
          <description>Sample time register 0</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SPT15</name>
              <description>Refer to SPT10[2:0] description.</description>
              <bitOffset>15</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT14</name>
              <description>Refer to SPT10[2:0] description.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT13</name>
              <description>Refer to SPT10[2:0] description.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT12</name>
              <description>Refer to SPT10[2:0] description.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT11</name>
              <description>Refer to SPT10[2:0] description.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT10</name>
              <description>Channel sample time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SAMPT1</name>
          <displayName>SAMPT1</displayName>
          <description>Sample time register 1</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SPT9</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>27</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT8</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT7</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT6</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT5</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>15</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT4</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT3</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT2</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>6</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT1</name>
              <description>Refer to SPT0[2:0] description</description>
              <bitOffset>3</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPT0</name>
              <description>Channel sample time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDHT</name>
          <displayName>WDHT</displayName>
          <description>Watchdog high threshold register</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000FFF</resetValue>
          <fields>
            <field>
              <name>WDHT</name>
              <description>High threshold for analog watchdog</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDLT</name>
          <displayName>WDLT</displayName>
          <description>Watchdog low threshold register</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WDLT</name>
              <description>Low threshold for analog watchdog</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RSQ0</name>
          <displayName>RSQ0</displayName>
          <description>Routine sequence register 0</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>RL</name>
              <description>Routine sequence length</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ15</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>15</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ14</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ13</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ12</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RSQ1</name>
          <displayName>RSQ1</displayName>
          <description>Routine sequence register 1</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>RSQ11</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>25</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ10</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ9</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>15</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ8</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ7</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ6</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RSQ2</name>
          <displayName>RSQ2</displayName>
          <description>Routine sequence register 2</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>RSQ5</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ4</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ3</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>15</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ2</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ1</name>
              <description>Refer to RSQ0[3:0] description</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RSQ0</name>
              <description>The channel number (0..15) is written to these bits to select a channel as the nth conversion in the routine sequence.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RDATA</name>
          <displayName>RDATA</displayName>
          <description>Routine data register</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>RDATA</name>
              <description>Routine channel data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OVSAMPCTL</name>
          <displayName>OVSAMPCTL</displayName>
          <description>Oversample control register</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TOVS</name>
              <description>Triggered Oversampling</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVSS</name>
              <description>Oversampling shift</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVSR</name>
              <description>Oversampling ratio</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVSEN</name>
              <description>Oversampler enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CRC</name>
      <description>Cyclic redundancy checks management unit</description>
      <groupName>CRC</groupName>
      <baseAddress>0x40023000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DATA</name>
          <displayName>DATA</displayName>
          <description>Data register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>DATA</name>
              <description>CRC calculation result bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FDATA</name>
          <displayName>FDATA</displayName>
          <description>Free data register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FDATA</name>
              <description>Free data register bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL</name>
          <displayName>CTL</displayName>
          <description>Control register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>REV_O</name>
              <description>Reverse output data value in bit order</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>REV_I</name>
              <description>Reverse type for input data</description>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PS</name>
              <description>Size of polynomial</description>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RST</name>
              <description>Software writes and reads.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IDATA</name>
          <displayName>IDATA</displayName>
          <description>Initialization data register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>IDATA</name>
              <description>Configurable initial CRC data value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>POLY</name>
          <displayName>POLY</displayName>
          <description>Polynomial register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <resetValue>0x04C11DB7</resetValue>
          <fields>
            <field>
              <name>POLY</name>
              <description>User configurable polynomial value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DBGMCU</name>
      <description>Debug support</description>
      <groupName>DBGMCU</groupName>
      <baseAddress>0x40015800</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ID</name>
          <displayName>ID</displayName>
          <description>ID code register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <fields>
          <field>
            <name>ID_CODE</name>
            <description>DBG ID code register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TIMER16_HOLD</name>
            <description>TIMER 16 hold bit</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER15_HOLD</name>
            <description>TIMER 15 hold bit</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C1_HOLD</name>
            <description>I2C1 hold bit</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0_HOLD</name>
            <description>I2C0 hold bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER13_HOLD</name>
            <description>TIMER 13 hold bit</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER2_HOLD</name>
            <description>TIMER 2 hold bit</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER0_HOLD</name>
            <description>TIMER 0 hold bit</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WWDGT_HOLD</name>
            <description>WWDGT hold bit</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FWDGT_HOLD</name>
            <description>FWDGT hold bit</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>STB_HOLD</name>
            <description>Standby mode hold bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DSLP_HOLD</name>
            <description>Deep-sleep mode hold bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SLP_HOLD</name>
            <description>Sleep mode hold bit</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RTC_HOLD</name>
            <description>RTC hold bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>DMA</name>
    <description>DMA controller</description>
    <groupName>DMA</groupName>
    <baseAddress>0x40020000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>DMA_Channel0</name>
      <value>10</value>
    </interrupt>
    <interrupt>
      <name>DMA_Channel1</name>
      <value>11</value>
    </interrupt>
    <interrupt>
      <name>DMA_Channel2</name>
      <value>12</value>
    </interrupt>
    <registers>
      <register>
        <name>INTF</name>
        <displayName>INTF</displayName>
        <description>DMA interrupt flag register (DMA_INTF)</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ERRIF2</name>
            <description>Channel 2 Error flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIF2</name>
            <description>Channel 2 Half Transfer Finish flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIF2</name>
            <description>Channel 2 Full Transfer Finish flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIF2</name>
            <description>Channel 2 Global interrupt flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIF1</name>
            <description>Channel 1 Error flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIF1</name>
            <description>Channel 1 Half Transfer Finish flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIF1</name>
            <description>Channel 1 Full Transfer Finish flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIF1</name>
            <description>Channel 1 Global interrupt flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIF0</name>
            <description>Channel 0 Error flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIF0</name>
            <description>Channel 0 Half Transfer Finish flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIF0</name>
            <description>Channel 0 Full Transfer Finish flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIF0</name>
            <description>Channel 0 Global interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTC</name>
        <displayName>INTC</displayName>
        <description>DMA interrupt flag clear register (DMA_INTC)</description>
        <addressOffset>0x4</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ERRIFC2</name>
            <description>Channel 2 Error clear</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIFC2</name>
            <description>Channel 2 Half Transfer clear</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIFC2</name>
            <description>Channel 2 Full Transfer Finish clear</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIFC2</name>
            <description>Channel 2 Global interrupt flag clear</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIFC1</name>
            <description>Channel 1 Error clear</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIFC1</name>
            <description>Channel 1 Half Transfer clear</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIFC1</name>
            <description>Channel 1 Full Transfer Finish clear</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIFC1</name>
            <description>Channel 1 Global interrupt flag clear</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIFC0</name>
            <description>Channel 0 Error clear</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIFC0</name>
            <description>Channel 0 Half Transfer clear</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIFC0</name>
            <description>Channel 0 Full Transfer Finish clear</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GIFC0</name>
            <description>Channel 0 Global interrupt flag clear</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CTL</name>
        <displayName>CH0CTL</displayName>
        <description>DMA channel configuration register (DMA_CH0CTL)</description>
        <addressOffset>0x8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>M2M</name>
            <description>Memory to memory mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PRIO</name>
            <description>Priority Level of this channel</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MWIDTH</name>
            <description>Transfer data size of memory</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PWIDTH</name>
            <description>Transfer data size of peripheral</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MNAGA</name>
            <description>Next address generation algorithm of memory</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PNAGA</name>
            <description>Next address generation algorithm of peripheral</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMEN</name>
            <description>Circular mode enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DIR</name>
            <description>Transfer direction</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIE</name>
            <description>Half Transfer Finish interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIE</name>
            <description>Full Transfer Finish interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CHEN</name>
            <description>Channel enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CNT</name>
        <displayName>CH0CNT</displayName>
        <description>DMA channel 0 counter register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>Transfer counter</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0PADDR</name>
        <displayName>CH0PADDR</displayName>
        <description>DMA channel 0 peripheral base address register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PADDR</name>
            <description>Peripheral base address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0MADDR</name>
        <displayName>CH0MADDR</displayName>
        <description>DMA channel 0 memory base address register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>MADDR</name>
            <description>Memory address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1CTL</name>
        <displayName>CH1CTL</displayName>
        <description>DMA channel configuration register (DMA_CH1CTL)</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>M2M</name>
            <description>Memory to memory mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PRIO</name>
            <description>Priority Level of this channel</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MWIDTH</name>
            <description>Transfer data size of memory</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PWIDTH</name>
            <description>Transfer data size of peripheral</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MNAGA</name>
            <description>Next address generation algorithm of memory</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PNAGA</name>
            <description>Next address generation algorithm of peripheral</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMEN</name>
            <description>Circular mode enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DIR</name>
            <description>Transfer direction</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIE</name>
            <description>Half Transfer Finish interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIE</name>
            <description>Full Transfer Finish interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CHEN</name>
            <description>Channel enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1CNT</name>
        <displayName>CH1CNT</displayName>
        <description>DMA channel 1 counter register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>Transfer counter</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1PADDR</name>
        <displayName>CH1PADDR</displayName>
        <description>DMA channel 1 peripheral base address register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PADDR</name>
            <description>Peripheral base address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1MADDR</name>
        <displayName>CH1MADDR</displayName>
        <description>DMA channel 1 memory base address register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>MADDR</name>
            <description>Memory address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2CTL</name>
        <displayName>CH2CTL</displayName>
        <description>DMA channel configuration register (DMA_CH2CTL)</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>M2M</name>
            <description>Memory to memory mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PRIO</name>
            <description>Priority Level of this channel</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MWIDTH</name>
            <description>Transfer data size of memory</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PWIDTH</name>
            <description>Transfer data size of peripheral</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>MNAGA</name>
            <description>Next address generation algorithm of memory</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PNAGA</name>
            <description>Next address generation algorithm of peripheral</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMEN</name>
            <description>Circular mode enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DIR</name>
            <description>Transfer direction</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HTFIE</name>
            <description>Half Transfer Finish interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FTFIE</name>
            <description>Full Transfer Finish interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CHEN</name>
            <description>Channel enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2CNT</name>
        <displayName>CH2CNT</displayName>
        <description>DMA channel 2 counter register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>Transfer counter</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2PADDR</name>
        <displayName>CH2PADDR</displayName>
        <description>DMA channel 2 peripheral base address register</description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PADDR</name>
            <description>Peripheral base address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2MADDR</name>
        <displayName>CH2MADDR</displayName>
        <description>DMA channel 2 memory base address register</description>
        <addressOffset>0x3C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>MADDR</name>
            <description>Memory address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>DMAMUX</name>
    <description>DMAMUX controller</description>
    <groupName>DMAMUX</groupName>
    <baseAddress>0x40020800</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>DMA_MUX</name>
      <value>33</value>
    </interrupt>
    <registers>
      <register>
        <name>RM_CH0CFG</name>
        <displayName>RM_CH0CFG</displayName>
        <description>Request multiplexer channel x configuration register </description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SYNCID</name>
            <description>Synchronization input identification</description>
            <bitOffset>24</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>NBR</name>
            <description>Number of DMA requests to forward</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>SYNCP</name>
            <description>Synchronization input polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>SYNCEN</name>
            <description>Synchronization enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>EVGEN</name>
            <description>Event generation enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIE</name>
            <description>Synchronization overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MUXINID</name>
            <description>Multiplexer input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RM_CH1CFG</name>
        <displayName>RM_CH1CFG</displayName>
        <description>Request multiplexer channel x configuration register </description>
        <addressOffset>0x4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SYNCID</name>
            <description>Synchronization input identification</description>
            <bitOffset>24</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>NBR</name>
            <description>Number of DMA requests to forward</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>SYNCP</name>
            <description>Synchronization input polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>SYNCEN</name>
            <description>Synchronization enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>EVGEN</name>
            <description>Event generation enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIE</name>
            <description>Synchronization overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MUXINID</name>
            <description>Multiplexer input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RM_CH2CFG</name>
        <displayName>RM_CH2CFG</displayName>
        <description>Request multiplexer channel x configuration register </description>
        <addressOffset>0x8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SYNCID</name>
            <description>Synchronization input identification</description>
            <bitOffset>24</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>NBR</name>
            <description>Number of DMA requests to forward</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>SYNCP</name>
            <description>Synchronization input polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>SYNCEN</name>
            <description>Synchronization enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>EVGEN</name>
            <description>Event generation enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIE</name>
            <description>Synchronization overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MUXINID</name>
            <description>Multiplexer input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RM_INTF</name>
        <displayName>RM_INTF</displayName>
        <description>Request multiplexer channel interrupt flag register</description>
        <addressOffset>0x80</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SOIF2</name>
            <description>Synchronization overrun event flag of request multiplexer channel 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIF1</name>
            <description>Synchronization overrun event flag of request multiplexer channel 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIF0</name>
            <description>Synchronization overrun event flag of request multiplexer channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RM_INTC</name>
        <displayName>RM_INTC</displayName>
        <description>Request multiplexer channel interrupt flag clear register</description>
        <addressOffset>0x84</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SOIFC2</name>
            <description>Clear bit for synchronization overrun event flag of request multiplexer channel 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIFC1</name>
            <description>Clear bit for synchronization overrun event flag of request multiplexer channel 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SOIFC0</name>
            <description>Clear bit for synchronization overrun event flag of request multiplexer channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_CH0CFG</name>
        <displayName>RG_CH0CFG</displayName>
        <description>Request generator channel x configuration register </description>
        <addressOffset>0x100</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NBRG</name>
            <description>Number of DMA requests to be generated</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>RGTP</name>
            <description>DMA request generator trigger polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>RGEN</name>
            <description>DMAMUX request generator channel x enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIE</name>
            <description>Trigger overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TID</name>
            <description>Trigger input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_CH1CFG</name>
        <displayName>RG_CH1CFG</displayName>
        <description>Request generator channel 1 configuration register </description>
        <addressOffset>0x104</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NBRG</name>
            <description>Number of DMA requests to be generated</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>RGTP</name>
            <description>DMA request generator trigger polarity</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>TOIE</name>
            <description>Trigger overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TID</name>
            <description>Trigger input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_CH2CFG</name>
        <displayName>RG_CH2CFG</displayName>
        <description>Request generator channel 2 configuration register </description>
        <addressOffset>0x108</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NBRG</name>
            <description>Number of DMA requests to be generated</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>RGTP</name>
            <description>DMA request generator trigger polarity</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>TOIE</name>
            <description>Trigger overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TID</name>
            <description>Trigger input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_CH3CFG</name>
        <displayName>RG_CH3CFG</displayName>
        <description>Request generator channel x configuration register </description>
        <addressOffset>0x10C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NBRG</name>
            <description>Number of DMA requests to be generated</description>
            <bitOffset>19</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>RGTP</name>
            <description>DMA request generator trigger polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>RGEN</name>
            <description>DMAMUX request generator channel x enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIE</name>
            <description>Trigger overrun interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TID</name>
            <description>Trigger input identification</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_INTF</name>
        <displayName>RG_INTF</displayName>
        <description>Request generator interrupt flag register</description>
        <addressOffset>0x140</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TOIF3</name>
            <description>Trigger overrun event flag of request generator channel 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIF2</name>
            <description>Trigger overrun event flag of request generator channel 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIF1</name>
            <description>Trigger overrun event flag of request generator channel 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIF0</name>
            <description>Trigger overrun event flag of request generator channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RG_INTC</name>
        <displayName>RG_INTC</displayName>
        <description>Rquest generator interrupt flag clear register</description>
        <addressOffset>0x144</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TOIFC3</name>
            <description>Clear bit for trigger overrun event flag of request generator channel 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIFC2</name>
            <description>Clear bit for trigger overrun event flag of request generator channel 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIFC1</name>
            <description>Clear bit for trigger overrun event flag of request generator channel 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TOIFC0</name>
            <description>Clear bit for trigger overrun event flag of request generator channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>EXTI</name>
    <description>Interrupt / event controller</description>
    <groupName>EXTI</groupName>
    <baseAddress>0x40010400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>EXTI0</name>
      <value>5</value>
    </interrupt>
    <interrupt>
      <name>EXTI01</name>
      <value>6</value>
    </interrupt>
    <interrupt>
      <name>EXTI2</name>
      <value>7</value>
    </interrupt>
    <interrupt>
      <name>EXTI3</name>
      <value>8</value>
    </interrupt>
    <interrupt>
      <name>EXTI4</name>
      <value>9</value>
    </interrupt>
    <interrupt>
      <name>EXTI5_9</name>
      <value>24</value>
    </interrupt>
    <interrupt>
      <name>EXTI10_15</name>
      <value>31</value>
    </interrupt>
    <registers>
      <register>
        <name>INTEN</name>
        <displayName>INTEN</displayName>
        <description>Interrupt enable register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>INTEN23</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN22</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN21</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN20</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN19</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN18</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN17</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN16</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN15</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN14</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN13</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN12</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN11</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN10</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN9</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN8</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN7</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN6</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN5</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN4</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN3</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN2</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN1</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INTEN0</name>
            <description>Interrupt enable bit 23</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>EVEN</name>
        <displayName>EVEN</displayName>
        <description>Event enable register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EVEN23</name>
            <description>Event enable bit 23</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN22</name>
            <description>Event enable bit 23</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN21</name>
            <description>Event enable bit 23</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN20</name>
            <description>Event enable bit 23</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN19</name>
            <description>Event enable bit 23</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN18</name>
            <description>Event enable bit 23</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN17</name>
            <description>Event enable bit 23</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN16</name>
            <description>Event enable bit 23</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN15</name>
            <description>Event enable bit 23</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN14</name>
            <description>Event enable bit 23</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN13</name>
            <description>Event enable bit 23</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN12</name>
            <description>Event enable bit 23</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN11</name>
            <description>Event enable bit 23</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN10</name>
            <description>Event enable bit 23</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN9</name>
            <description>Event enable bit 23</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN8</name>
            <description>Event enable bit 23</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN7</name>
            <description>Event enable bit 23</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN6</name>
            <description>Event enable bit 23</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN5</name>
            <description>Event enable bit 23</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN4</name>
            <description>Event enable bit 23</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN3</name>
            <description>Event enable bit 23</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN2</name>
            <description>Event enable bit 23</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN1</name>
            <description>Event enable bit 23</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EVEN0</name>
            <description>Event enable bit 23</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>RTEN</name>
        <displayName>RTEN</displayName>
        <description>Rising edge trigger enable register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RTEN23</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN22</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN21</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN20</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN19</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN18</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN17</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN16</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN15</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN14</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN13</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN12</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN11</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN10</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN9</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN8</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN7</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN6</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN5</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN4</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN3</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN2</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN1</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTEN0</name>
            <description>Rising edge trigger enable </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>FTEN</name>
        <displayName>FTEN</displayName>
        <description>Falling edge trigger enable register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>FTEN23</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN22</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN21</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN20</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN19</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN18</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN17</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN16</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN15</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN14</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN13</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN12</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN11</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN10</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN9</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN8</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN7</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN6</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN5</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN4</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN3</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN2</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN1</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FTEN0</name>
            <description>Falling edge trigger enable </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SWIEV</name>
        <displayName>SWIEV</displayName>
        <description>Software interrupt event register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SWIEV23</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV22</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV21</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV20</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV19</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV18</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV17</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV16</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV15</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV14</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV13</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV12</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV11</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV10</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV9</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV8</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV7</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV6</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV5</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV4</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV3</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV2</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV1</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWIEV0</name>
            <description>Interrupt / Event software trigger </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>PD</name>
        <displayName>PD</displayName>
        <description>Pending register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PD23</name>
            <description>Interrupt pending status </description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD22</name>
            <description>Interrupt pending status </description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD21</name>
            <description>Interrupt pending status </description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD20</name>
            <description>Interrupt pending status </description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD19</name>
            <description>Interrupt pending status </description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD18</name>
            <description>Interrupt pending status </description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD17</name>
            <description>Interrupt pending status </description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD16</name>
            <description>Interrupt pending status </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD15</name>
            <description>Interrupt pending status </description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD14</name>
            <description>Interrupt pending status </description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD13</name>
            <description>Interrupt pending status </description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD12</name>
            <description>Interrupt pending status </description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD11</name>
            <description>Interrupt pending status </description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD10</name>
            <description>Interrupt pending status </description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD9</name>
            <description>Interrupt pending status </description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD8</name>
            <description>Interrupt pending status </description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD7</name>
            <description>Interrupt pending status </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD6</name>
            <description>Interrupt pending status </description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD5</name>
            <description>Interrupt pending status </description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD4</name>
            <description>Interrupt pending status </description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD3</name>
            <description>Interrupt pending status </description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD2</name>
            <description>Interrupt pending status </description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD1</name>
            <description>Interrupt pending status </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PD0</name>
            <description>Interrupt pending status </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>FMC</name>
    <description>Flash memory controller</description>
    <groupName>FMC</groupName>
    <baseAddress>0x40022000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>FMC_GLOBAL</name>
      <value>3</value>
    </interrupt>
    <registers>
      <register>
        <name>WS</name>
        <displayName>WS</displayName>
        <description>Wait state register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00040200</resetValue>
        <fields>
          <field>
            <name>DBGEN</name>
            <description>Debugger enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MFPE</name>
            <description>Main flash programmed or empty flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ICRST</name>
            <description>IBUS cache reset.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ICEN</name>
            <description>IBUS cache enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PFEN</name>
            <description>Pre-fetch enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WSCNT</name>
            <description>Wait state counter register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>KEY</name>
        <displayName>KEY</displayName>
        <description>Unlock key register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>KEY</name>
            <description>FMC_CTL unlock register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>write-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>OBKEY</name>
        <displayName>OBKEY</displayName>
        <description>Option byte unlock key register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OBKEY</name>
            <description>FMC_CTL option bytes operation unlock register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>write-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Status register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BUSY</name>
            <description>The flash is busy bit</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>OBERR</name>
            <description>Option byte read error bit.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RPERR</name>
            <description>Read protection error flag bit.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FSTPERR</name>
            <description>Fast programming error flag bit.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PGSERR</name>
            <description>Program sequence error flag bit.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PGMERR</name>
            <description>Program size not match error flag bit. This bit is set by hardware when program size is a half-word/word access. The only correct programming size is double word.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PGAERR</name>
            <description>Program alignment error flag bit</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WPERR</name>
            <description>Erase / program protection error flag bit.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PGERR</name>
            <description>Program error flag bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OPRERR</name>
            <description>Operation error flag bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ENDF</name>
            <description>End of operation flag bit</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>Control register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0xC0000000</resetValue>
        <fields>
          <field>
            <name>LK</name>
            <description>FMC_CTL lock bit</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OBLK</name>
            <description>FMC_OBCTL lock bit</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCR</name>
            <description>Secure-access area enable bit.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OBRLD</name>
            <description>Option byte reload bit</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RPERRIE</name>
            <description>Read protection error interrupt enable bit</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ERRIE</name>
            <description>OPRERR error interrupt enable bit</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ENDIE</name>
            <description>End of operation interrupt enable bit</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FSTPG</name>
            <description>Main flash fast program command bit</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OBSTART</name>
            <description>Send option byte change command to FMC bit.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>START</name>
            <description>Send erase command to FMC bit</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PN</name>
            <description>Page number selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MER</name>
            <description>Main flash mass erase command bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PER</name>
            <description>Main flash page erase command bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PG</name>
            <description>Main flash page program command bit</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>OBCTL</name>
        <displayName>OBCTL</displayName>
        <description>Option byte control register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NRST_MDSEL</name>
            <description>NRST pin mode selection.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nBOOT0</name>
            <description>BOOT0 option bit</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nBOOT1</name>
            <description>BOOT1 option bit</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SWBT0</name>
            <description>Software BOOT0</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SRAM_ECCEN</name>
            <description>SRAM ECC disable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HXTAL_REMAP</name>
            <description>HXTAL remapping</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nWWDG_HW</name>
            <description>Window watchdog configuration bit</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nFWDG_HW</name>
            <description>Free watchdog configuration bit</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nRST_STDBY</name>
            <description>Option byte standby reset value</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>nRST_DPSLP</name>
            <description>Option byte deepsleep reset value</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BORF_TH</name>
            <description>BOR threshold at falling VDD supply</description>
            <bitOffset>11</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BORR_TH</name>
            <description>BOR threshold at rising VDD supply</description>
            <bitOffset>9</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BORST_EN</name>
            <description>Brown out reset enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPC</name>
            <description>Security protection level option byte status bits</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DCRP_SADDR0</name>
        <displayName>DCRP_SADDR0</displayName>
        <description>DCRP start address register 0</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DCRP0_SADDR</name>
            <description>DCRP area 0 start address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DCRP_EADDR0</name>
        <displayName>DCRP_EADDR0</displayName>
        <description>DCRP end address register </description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DCRP_EREN</name>
            <description>DCRP area erase enable configuration bit.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DCRP0_EADDR</name>
            <description>DCRP area 0 end address offset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>WP0</name>
        <displayName>WP0</displayName>
        <description>Write protection area 0 register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WP0_EADDR</name>
            <description>Write protection area 0 end address offset</description>
            <bitOffset>16</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WP0_SADDR</name>
            <description>Write protection area 0 end address offset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>WP1</name>
        <displayName>WP1</displayName>
        <description>Write protection area 1 register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WP1_EADDR</name>
            <description>Write protection area 1 end address offset</description>
            <bitOffset>16</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WP1_SADDR</name>
            <description>Write protection area 1 start address offset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DCRP_SADDR1</name>
        <displayName>DCRP_SADDR1</displayName>
        <description>DCRP start address register </description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DCRP1_SADDR</name>
            <description>DCRP area 1 start address offset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DCRP_EADDR1</name>
        <displayName>DCRP_EADDR1</displayName>
        <description>DCRP end address register </description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DCRP1_EADDR</name>
            <description>DCRP area 1 end address offset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SCR</name>
        <displayName>SCR</displayName>
        <description>Secure user area register</description>
        <addressOffset>0x80	</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BOOTLK</name>
            <description>This bit is set to force boot from user Flash area.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCR_PAGE_CNT</name>
            <description>Configure the number of pages in secure user area.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>FWDGT</name>
    <description>free watchdog timer</description>
    <groupName>FWDGT</groupName>
    <baseAddress>0x40003000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>Control register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CMD</name>
            <description>Key value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>Prescaler register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler divider</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RLD</name>
        <displayName>RLD</displayName>
        <description>Reload register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000FFF</resetValue>
        <fields>
          <field>
            <name>RLD</name>
            <description>Watchdog counter reload value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Status register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PUD</name>
            <description>Watchdog prescaler value update</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RUD</name>
            <description>Watchdog counter reload value update</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WUD</name>
            <description>Watchdog counter window value update</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>WND</name>
        <displayName>WND</displayName>
        <description>Window register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000FFF</resetValue>
        <fields>
          <field>
            <name>WND</name>
            <description>Watchdog counter window value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>GPIOA</name>
    <description>General-purpose I/Os</description>
    <groupName>GPIO</groupName>
    <baseAddress>0x48000000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>GPIO port control register</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0xE8FFFFFF</resetValue>
        <fields>
          <field>
            <name>CTL15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OMODE</name>
        <displayName>OMODE</displayName>
        <description>GPIO port output type register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OM15</name>
            <description>Port x configuration bit 15</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM14</name>
            <description>Port x configuration bit 14</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM13</name>
            <description>Port x configuration bit 13</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM12</name>
            <description>Port x configuration bit 12</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM11</name>
            <description>Port x configuration bit 11</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM10</name>
            <description>Port x configuration bit 10</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM9</name>
            <description>Port x configuration bit 9</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM8</name>
            <description>Port x configuration bit 8</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM7</name>
            <description>Port x configuration bit 7</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM6</name>
            <description>Port x configuration bit 6</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM5</name>
            <description>Port x configuration bit 5</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM4</name>
            <description>Port x configuration bit 4</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM3</name>
            <description>Port x configuration bit 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM2</name>
            <description>Port x configuration bit 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM1</name>
            <description>Port x configuration bit 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM0</name>
            <description>Port x configuration bit 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OSPD</name>
        <displayName>OSPD</displayName>
        <description>GPIO port output speed register </description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00002000</resetValue>
        <fields>
          <field>
            <name>OSPD15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PUD</name>
        <displayName>PUD</displayName>
        <description>GPIO port pull-up/pull-down register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x24000000</resetValue>
        <fields>
          <field>
            <name>PUD15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISTAT</name>
        <displayName>ISTAT</displayName>
        <description>GPIO port input data register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ISTAT15</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT14</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT13</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT12</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT11</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT10</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT9</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT8</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT7</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT6</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT5</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT4</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT3</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT2</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT1</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT0</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OCTL</name>
        <displayName>OCTL</displayName>
        <description>GPIO port output data register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OCTL15</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL14</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL13</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL12</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL11</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL10</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL9</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL8</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL7</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL6</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL5</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL4</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL3</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL2</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL1</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL0</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BOP</name>
        <displayName>BOP</displayName>
        <description>GPIO port bit set/reset register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CR15</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR14</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR13</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR12</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR11</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR10</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR9</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR8</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR7</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR6</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR5</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR4</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR3</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR2</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR1</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR0</name>
            <description>Port x reset bit y (y= 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP15</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP14</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP13</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP12</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP11</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP10</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP9</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP8</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP7</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP6</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP5</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP4</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP3</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP2</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP1</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP0</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LOCK</name>
        <displayName>LOCK</displayName>
        <description>GPIO port configuration lock register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>LKK</name>
            <description>Port x lock bit y              </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK15</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK14</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK13</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK12</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK11</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK10</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK9</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK8</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK7</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK6</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK5</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK4</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK3</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK2</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK1</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK0</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFSEL0</name>
        <displayName>AFSEL0</displayName>
        <description>GPIO alternate function low register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SEL7</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL6</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL5</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL4</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL3</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL2</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL1</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL0</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFSEL1</name>
        <displayName>AFSEL1</displayName>
        <description>GPIO alternate function register 1</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SEL15</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL14</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL13</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL12</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL11</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL10</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL9</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL8</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BC</name>
        <displayName>BC</displayName>
        <description>Port bit reset register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CR0</name>
            <description>Port cleat bit</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR1</name>
            <description>Port cleat bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR2</name>
            <description>Port cleat bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR3</name>
            <description>Port cleat bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR4</name>
            <description>Port cleat bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR5</name>
            <description>Port cleat bit</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR6</name>
            <description>Port cleat bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR7</name>
            <description>Port cleat bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR8</name>
            <description>Port cleat bit</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR9</name>
            <description>Port cleat bit</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR10</name>
            <description>Port cleat bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR11</name>
            <description>Port cleat bit</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR12</name>
            <description>Port cleat bit</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR13</name>
            <description>Port cleat bit</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR14</name>
            <description>Port cleat bit</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR15</name>
            <description>Port cleat bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TG</name>
        <displayName>TG</displayName>
        <description>Port bit toggle register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TG0</name>
            <description>Port toggle bit </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG1</name>
            <description>Port toggle bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG2</name>
            <description>Port toggle bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG3</name>
            <description>Port toggle bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG4</name>
            <description>Port toggle bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG5</name>
            <description>Port toggle bit</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG6</name>
            <description>Port toggle bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG7</name>
            <description>Port toggle bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG8</name>
            <description>Port toggle bit</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG9</name>
            <description>Port toggle bit</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG10</name>
            <description>Port toggle bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG11</name>
            <description>Port toggle bit</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG12</name>
            <description>Port toggle bit</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG13</name>
            <description>Port toggle bit</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG14</name>
            <description>Port toggle bit</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG15</name>
            <description>Port toggle bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>GPIOB</name>
    <description>General-purpose I/Os</description>
    <groupName>GPIO</groupName>
    <baseAddress>0x48000400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>GPIO port control register</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0xFFFFFFFF</resetValue>
        <fields>
          <field>
            <name>CTL15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CTL0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OMODE</name>
        <displayName>OMODE</displayName>
        <description>GPIO port output type register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OM15</name>
            <description>Port x configuration bit 15</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM14</name>
            <description>Port x configuration bit 14</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM13</name>
            <description>Port x configuration bit 13</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM12</name>
            <description>Port x configuration bit 12</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM11</name>
            <description>Port x configuration bit 11</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM10</name>
            <description>Port x configuration bit 10</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM9</name>
            <description>Port x configuration bit 9</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM8</name>
            <description>Port x configuration bit 8</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM7</name>
            <description>Port x configuration bit 7</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM6</name>
            <description>Port x configuration bit 6</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM5</name>
            <description>Port x configuration bit 5</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM4</name>
            <description>Port x configuration bit 4</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM3</name>
            <description>Port x configuration bit 3</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM2</name>
            <description>Port x configuration bit 2</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM1</name>
            <description>Port x configuration bit 1</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OM0</name>
            <description>Port x configuration bit 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OSPD</name>
        <displayName>OSPD</displayName>
        <description>GPIO port output speed register </description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OSPD15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSPD0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PUD</name>
        <displayName>PUD</displayName>
        <description>GPIO port pull-up/pull-down register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PUD15</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD14</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD13</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD12</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD11</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD10</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD9</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD8</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD7</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD6</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD5</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD4</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD3</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD2</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD1</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PUD0</name>
            <description>Port x configuration bits (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISTAT</name>
        <displayName>ISTAT</displayName>
        <description>GPIO port input data register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ISTAT15</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT14</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT13</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT12</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT11</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT10</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT9</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT8</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT7</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT6</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT5</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT4</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT3</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT2</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT1</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISTAT0</name>
            <description>Port input data (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>OCTL</name>
        <displayName>OCTL</displayName>
        <description>GPIO port output data register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OCTL15</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL14</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL13</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL12</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL11</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL10</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL9</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL8</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL7</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL6</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL5</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL4</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL3</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL2</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL1</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OCTL0</name>
            <description>Port output data (y = 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BOP</name>
        <displayName>BOP</displayName>
        <description>GPIO port bit set/reset register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CR15</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR14</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR13</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR12</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR11</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR10</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR9</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR8</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR7</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR6</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR5</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR4</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR3</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR2</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR1</name>
            <description>Port x reset bit y (y = 0..15)</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR0</name>
            <description>Port x reset bit y (y= 0..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP15</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP14</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP13</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP12</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP11</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP10</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP9</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP8</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP7</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP6</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP5</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP4</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP3</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP2</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP1</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BOP0</name>
            <description>Port x set bit y (y= 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LOCK</name>
        <displayName>LOCK</displayName>
        <description>GPIO port configuration lock register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>LKK</name>
            <description>Port x lock bit y              </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK15</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK14</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK13</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK12</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK11</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK10</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK9</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK8</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK7</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK6</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK5</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK4</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK3</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK2</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK1</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LK0</name>
            <description>Port x lock bit y (y= 0..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFSEL0</name>
        <displayName>AFSEL0</displayName>
        <description>GPIO alternate function low register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SEL7</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL6</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL5</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL4</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL3</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL2</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL1</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL0</name>
            <description>Alternate function selection for port x bit y (y = 0..7)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFSEL1</name>
        <displayName>AFSEL1</displayName>
        <description>GPIO alternate function register 1</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SEL15</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>28</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL14</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL13</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL12</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL11</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL10</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL9</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SEL8</name>
            <description>Alternate function selection for port x bit y (y = 8..15)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BC</name>
        <displayName>BC</displayName>
        <description>Port bit reset register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CR0</name>
            <description>Port cleat bit</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR1</name>
            <description>Port cleat bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR2</name>
            <description>Port cleat bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR3</name>
            <description>Port cleat bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR4</name>
            <description>Port cleat bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR5</name>
            <description>Port cleat bit</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR6</name>
            <description>Port cleat bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR7</name>
            <description>Port cleat bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR8</name>
            <description>Port cleat bit</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR9</name>
            <description>Port cleat bit</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR10</name>
            <description>Port cleat bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR11</name>
            <description>Port cleat bit</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR12</name>
            <description>Port cleat bit</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR13</name>
            <description>Port cleat bit</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR14</name>
            <description>Port cleat bit</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CR15</name>
            <description>Port cleat bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TG</name>
        <displayName>TG</displayName>
        <description>Port bit toggle register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TG0</name>
            <description>Port toggle bit </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG1</name>
            <description>Port toggle bit</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG2</name>
            <description>Port toggle bit</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG3</name>
            <description>Port toggle bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG4</name>
            <description>Port toggle bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG5</name>
            <description>Port toggle bit</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG6</name>
            <description>Port toggle bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG7</name>
            <description>Port toggle bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG8</name>
            <description>Port toggle bit</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG9</name>
            <description>Port toggle bit</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG10</name>
            <description>Port toggle bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG11</name>
            <description>Port toggle bit</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG12</name>
            <description>Port toggle bit</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG13</name>
            <description>Port toggle bit</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG14</name>
            <description>Port toggle bit</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TG15</name>
            <description>Port toggle bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
    <name>GPIOC</name>
    <baseAddress>0x48000800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
    <name>GPIOD</name>
    <baseAddress>0x48000C00</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
    <name>GPIOF</name>
    <baseAddress>0x48001400</baseAddress>
  </peripheral>
  <peripheral>
    <name>NVIC</name>
    <description>Nested Vectored Interrupt Controller</description>
    <groupName>NVIC</groupName>
    <baseAddress>0xE000E100</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xF00</size>
      <usage>registers</usage>
    </addressBlock>
    <addressBlock>
      <offset>0x33D</offset>
      <size>0xC3</size>
      <usage>reserved</usage>
    </addressBlock>
    <registers>
      <register>
        <name>ISER0</name>
        <displayName>ISER0</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER1</name>
        <displayName>ISER1</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER2</name>
        <displayName>ISER2</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER3</name>
        <displayName>ISER3</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER4</name>
        <displayName>ISER4</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER5</name>
        <displayName>ISER5</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER6</name>
        <displayName>ISER6</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER7</name>
        <displayName>ISER7</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER8</name>
        <displayName>ISER8</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER9</name>
        <displayName>ISER9</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER10</name>
        <displayName>ISER10</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER11</name>
        <displayName>ISER11</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER12</name>
        <displayName>ISER12</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER13</name>
        <displayName>ISER13</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER14</name>
        <displayName>ISER14</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISER15</name>
        <displayName>ISER15</displayName>
        <description>Interrupt Set Enable Register</description>
        <addressOffset>0x3C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETENA</name>
            <description>SETENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER0</name>
        <displayName>ICER0</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x80</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER1</name>
        <displayName>ICER1</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x84</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER2</name>
        <displayName>ICER2</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x8C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER3</name>
        <displayName>ICER3</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x90</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER4</name>
        <displayName>ICER4</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x94</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER5</name>
        <displayName>ICER5</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x98</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER6</name>
        <displayName>ICER6</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0x9C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER7</name>
        <displayName>ICER7</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xA0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER8</name>
        <displayName>ICER8</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xA4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER9</name>
        <displayName>ICER9</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xA8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER10</name>
        <displayName>ICER10</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xAC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER11</name>
        <displayName>ICER11</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xB0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER12</name>
        <displayName>ICER12</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xB4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER13</name>
        <displayName>ICER13</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xB8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER14</name>
        <displayName>ICER14</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xBC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICER15</name>
        <displayName>ICER15</displayName>
        <description>Interrupt Clear Enable register</description>
        <addressOffset>0xC0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRENA</name>
            <description>CLRENA</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR0</name>
        <displayName>ISPR0</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x100</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR1</name>
        <displayName>ISPR1</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x104</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR2</name>
        <displayName>ISPR2</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x108</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR3</name>
        <displayName>ISPR3</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x10C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR4</name>
        <displayName>ISPR4</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x110</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR5</name>
        <displayName>ISPR5</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x114</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR6</name>
        <displayName>ISPR6</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x118</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR7</name>
        <displayName>ISPR7</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x11C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR8</name>
        <displayName>ISPR8</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x120</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR9</name>
        <displayName>ISPR9</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x124</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR10</name>
        <displayName>ISPR10</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x128</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR11</name>
        <displayName>ISPR11</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x12C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR12</name>
        <displayName>ISPR12</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x130</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR13</name>
        <displayName>ISPR13</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x134</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR14</name>
        <displayName>ISPR14</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x138</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ISPR15</name>
        <displayName>ISPR15</displayName>
        <description>Interrupt Set-Pending Register</description>
        <addressOffset>0x13C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SETPEND</name>
            <description>SETPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR0</name>
        <displayName>ICPR0</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x180</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR1</name>
        <displayName>ICPR1</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x184</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR2</name>
        <displayName>ICPR2</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x188</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR3</name>
        <displayName>ICPR3</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x18C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR4</name>
        <displayName>ICPR4</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x190</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR5</name>
        <displayName>ICPR5</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x194</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR6</name>
        <displayName>ICPR6</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x198</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR7</name>
        <displayName>ICPR7</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x19C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR8</name>
        <displayName>ICPR8</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1A0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR9</name>
        <displayName>ICPR9</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1A4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR10</name>
        <displayName>ICPR10</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1A8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR11</name>
        <displayName>ICPR11</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1AC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR12</name>
        <displayName>ICPR12</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1B0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR13</name>
        <displayName>ICPR13</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1B4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR14</name>
        <displayName>ICPR14</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1B8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ICPR15</name>
        <displayName>ICPR15</displayName>
        <description>Interrupt Clear-Pending register</description>
        <addressOffset>0x1BC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CLRPEND</name>
            <description>CLRPEND</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR0</name>
        <displayName>IABR0</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x200</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR1</name>
        <displayName>IABR1</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x204</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR2</name>
        <displayName>IABR2</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x208</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR3</name>
        <displayName>IABR3</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x20C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR4</name>
        <displayName>IABR4</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x210</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR5</name>
        <displayName>IABR5</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x214</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR6</name>
        <displayName>IABR6</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x218</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR7</name>
        <displayName>IABR7</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x21C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR8</name>
        <displayName>IABR8</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x220</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR9</name>
        <displayName>IABR9</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x224</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR10</name>
        <displayName>IABR10</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x228</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR11</name>
        <displayName>IABR11</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x22C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR12</name>
        <displayName>IABR12</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x230</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR13</name>
        <displayName>IABR13</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x234</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR14</name>
        <displayName>IABR14</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x238</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IABR15</name>
        <displayName>IABR15</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x23C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IABR</name>
            <description>IABR</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS0</name>
        <displayName>ITNS0</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x280</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS1</name>
        <displayName>ITNS1</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x284</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS2</name>
        <displayName>ITNS2</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x288</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS3</name>
        <displayName>ITNS3</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x28C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS4</name>
        <displayName>ITNS4</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x290</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS5</name>
        <displayName>ITNS5</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x294</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS6</name>
        <displayName>ITNS6</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x298</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS7</name>
        <displayName>ITNS7</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x29C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS8</name>
        <displayName>ITNS8</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2A0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS9</name>
        <displayName>ITNS9</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2A4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS10</name>
        <displayName>ITNS10</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2A8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS11</name>
        <displayName>ITNS11</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2AC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS12</name>
        <displayName>ITNS12</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2B0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS13</name>
        <displayName>ITNS13</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2B4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS14</name>
        <displayName>ITNS14</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2B8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ITNS15</name>
        <displayName>ITNS15</displayName>
        <description>Interrupt Active bit register</description>
        <addressOffset>0x2BC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ITNS</name>
            <description>ITNS</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR0</name>
        <displayName>IPR0</displayName>
        <description>Interrupt Priority Register 0</description>
        <addressOffset>0x300</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_00</name>
            <description>PRI_00</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR1</name>
        <displayName>IPR1</displayName>
        <description>Interrupt Priority Register 1</description>
        <addressOffset>0x301</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_01</name>
            <description>PRI_01</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR2</name>
        <displayName>IPR2</displayName>
        <description>Interrupt Priority Register 2</description>
        <addressOffset>0x302</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_02</name>
            <description>PRI_02</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR3</name>
        <displayName>IPR3</displayName>
        <description>Interrupt Priority Register 3</description>
        <addressOffset>0x303</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_03</name>
            <description>PRI_03</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR4</name>
        <displayName>IPR4</displayName>
        <description>Interrupt Priority Register 4</description>
        <addressOffset>0x304</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_04</name>
            <description>PRI_04</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR5</name>
        <displayName>IPR5</displayName>
        <description>Interrupt Priority Register 5</description>
        <addressOffset>0x305</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_05</name>
            <description>PRI_05</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR6</name>
        <displayName>IPR6</displayName>
        <description>Interrupt Priority Register 6</description>
        <addressOffset>0x306</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_06</name>
            <description>PRI_06</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR7</name>
        <displayName>IPR7</displayName>
        <description>Interrupt Priority Register 7</description>
        <addressOffset>0x307</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_07</name>
            <description>PRI_07</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR8</name>
        <displayName>IPR8</displayName>
        <description>Interrupt Priority Register 8</description>
        <addressOffset>0x308</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_08</name>
            <description>PRI_08</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR9</name>
        <displayName>IPR9</displayName>
        <description>Interrupt Priority Register 9</description>
        <addressOffset>0x309</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_09</name>
            <description>PRI_09</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR10</name>
        <displayName>IPR10</displayName>
        <description>Interrupt Priority Register 10</description>
        <addressOffset>0x30A</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_10</name>
            <description>PRI_10</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR11</name>
        <displayName>IPR11</displayName>
        <description>Interrupt Priority Register 11</description>
        <addressOffset>0x30B</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_11</name>
            <description>PRI_11</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR12</name>
        <displayName>IPR12</displayName>
        <description>Interrupt Priority Register 12</description>
        <addressOffset>0x30C</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_12</name>
            <description>PRI_12</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR13</name>
        <displayName>IPR13</displayName>
        <description>Interrupt Priority Register 13</description>
        <addressOffset>0x30D</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_13</name>
            <description>PRI_13</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR14</name>
        <displayName>IPR14</displayName>
        <description>Interrupt Priority Register 14</description>
        <addressOffset>0x30E</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_14</name>
            <description>PRI_14</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR15</name>
        <displayName>IPR15</displayName>
        <description>Interrupt Priority Register 15</description>
        <addressOffset>0x30F</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_15</name>
            <description>PRI_15</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR16</name>
        <displayName>IPR16</displayName>
        <description>Interrupt Priority Register 16</description>
        <addressOffset>0x310</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_16</name>
            <description>PRI_16</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR17</name>
        <displayName>IPR17</displayName>
        <description>Interrupt Priority Register 17</description>
        <addressOffset>0x311</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_17</name>
            <description>PRI_17</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR18</name>
        <displayName>IPR18</displayName>
        <description>Interrupt Priority Register 18</description>
        <addressOffset>0x312</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_18</name>
            <description>PRI_18</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR19</name>
        <displayName>IPR19</displayName>
        <description>Interrupt Priority Register 19</description>
        <addressOffset>0x313</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_19</name>
            <description>PRI_19</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR20</name>
        <displayName>IPR20</displayName>
        <description>Interrupt Priority Register 20</description>
        <addressOffset>0x314</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_20</name>
            <description>PRI_20</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR21</name>
        <displayName>IPR21</displayName>
        <description>Interrupt Priority Register 21</description>
        <addressOffset>0x315</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_21</name>
            <description>PRI_21</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR22</name>
        <displayName>IPR22</displayName>
        <description>Interrupt Priority Register 22</description>
        <addressOffset>0x316</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_22</name>
            <description>PRI_22</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR23</name>
        <displayName>IPR23</displayName>
        <description>Interrupt Priority Register 23</description>
        <addressOffset>0x317</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_23</name>
            <description>PRI_23</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR24</name>
        <displayName>IPR24</displayName>
        <description>Interrupt Priority Register 24</description>
        <addressOffset>0x318</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_24</name>
            <description>PRI_24</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR25</name>
        <displayName>IPR25</displayName>
        <description>Interrupt Priority Register 25</description>
        <addressOffset>0x319</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_25</name>
            <description>PRI_25</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR26</name>
        <displayName>IPR26</displayName>
        <description>Interrupt Priority Register 26</description>
        <addressOffset>0x31A</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_26</name>
            <description>PRI_26</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR27</name>
        <displayName>IPR27</displayName>
        <description>Interrupt Priority Register 27</description>
        <addressOffset>0x31B</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_27</name>
            <description>PRI_27</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR28</name>
        <displayName>IPR28</displayName>
        <description>Interrupt Priority Register 28</description>
        <addressOffset>0x31C</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_28</name>
            <description>PRI_28</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR29</name>
        <displayName>IPR29</displayName>
        <description>Interrupt Priority Register 29</description>
        <addressOffset>0x31D</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_29</name>
            <description>PRI_29</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR30</name>
        <displayName>IPR30</displayName>
        <description>Interrupt Priority Register 30</description>
        <addressOffset>0x31E</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_30</name>
            <description>PRI_30</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>IPR31</name>
        <displayName>IPR31</displayName>
        <description>Interrupt Priority Register 31</description>
        <addressOffset>0x31F</addressOffset>
        <size>0x08</size>
        <access>read-write</access>
        <resetValue>0x00</resetValue>
        <fields>
          <field>
            <name>PRI_31</name>
            <description>PRI_31</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>PMU</name>
    <description>Power management unit</description>
    <groupName>PMU</groupName>
    <baseAddress>0x40007000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00029000</resetValue>
        <fields>
          <field>
            <name>LPLDOEN</name>
            <description>Low power LDO enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DSMODVS</name>
            <description>Deep-sleep mode voltage selection.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BKPWEN</name>
            <description>Backup Domain (VCORE_STB) Write Enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>STBRST</name>
            <description>Standby Flag Reset</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WURST</name>
            <description>Wakeup Flag Reset</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LPMOD</name>
            <description>Select the low-power mode to enter when the Cortex-M23 enters SLEEPDEEP mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CS</name>
        <displayName>CS</displayName>
        <description>Control and status register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>NPRDY</name>
            <description>NPLDO ready flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>LDOVSRF</name>
            <description>LDO voltage select ready flag.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>WUPEN5</name>
            <description>WKUP Pin5 (PB5) Enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WUPEN3</name>
            <description>WKUP Pin3 (PA2) enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WUPEN2</name>
            <description>WKUP Pin2 (PB6) enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WUPEN1</name>
            <description>WKUP Pin1(PC13 / PA4) enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WUPEN0</name>
            <description>WKUP Pin0(PA0) enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>STBF</name>
            <description>Standby Flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>WUF</name>
            <description>Wakeup Flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EFDSPSLEEP</name>
            <description>EFLASH power off contrl when MCU enters to Deep-sleep/Deep-sleep1 mode.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EFPSLEEP</name>
            <description>EFLASH power off control when MCU enters to Run/Run1 mode.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Status register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00C00020</resetValue>
        <fields>
          <field>
            <name>EFLASHPS_ACTIVE</name>
            <description>EFLASH is in active state.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>EFLASHPS_SLEEP</name>
            <description>EFLASH is in sleep state.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>PAR</name>
        <displayName>PAR</displayName>
        <description>Parameter register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x0C0A0000</resetValue>
        <fields>
          <field>
            <name>TWK_EFLASH</name>
            <description>EFLASH wake up from Deep-sleep/Deep-sleep1 mode counter.</description>
            <bitOffset>21</bitOffset>
            <bitWidth>8</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSW_IRC48MCNT</name>
            <description>When enter Deep-sleep/Deep-sleep1 mode, switch to IRC48M clock.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>5</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>RCU</name>
    <description>Reset and clock unit</description>
    <groupName>RCU</groupName>
    <baseAddress>0x40021000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>RCU_CTC</name>
      <value>4</value>
    </interrupt>

    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x44000043</resetValue>
        <fields>
          <field>
            <name>IRC48MDIV_SYS</name>
            <description>IRC48M clock divider factor for system clock</description>
            <bitOffset>29</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC48M_PEREN</name>
            <description>IRC48M always-enable for peripheral.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC48MDIV_PER</name>
            <description>IRC48M clock divider factor for peripheral clock</description>
            <bitOffset>25</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CKMEN</name>
            <description>HXTAL clock monitor enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HXTALBPS</name>
            <description>External crystal oscillator (HXTAL) clock bypass mode enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HXTALSTB</name>
            <description>External crystal oscillator (HXTAL) clock stabilization flag</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>HXTALEN</name>
            <description>External high speed oscillator enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC48MCALIB</name>
            <description>Internal 48M RC oscillator calibration value register</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC48MADJ</name>
            <description>Internal 48M RC oscillator clock trim adjust value</description>
            <bitOffset>2</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC48MSTB</name>
            <description>IRC48M high speed internal oscillator stabilization flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC48MEN</name>
            <description>Internal high speed oscillator enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG0</name>
        <displayName>CFG0</displayName>
        <description>Configuration register 0</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKOUT0DIV</name>
            <description>The CK_OUT0 divider which the CK_OUT0 frequency can be reduced,</description>
            <bitOffset>28</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CKOUT0SEL</name>
            <description>CK_OUT0 clock source selection</description>
            <bitOffset>24</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CKOUT1DIV</name>
            <description>The CK_OUT1 divider which the CK_OUT1 frequency can be reduced,</description>
            <bitOffset>20</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CKOUT1SEL</name>
            <description>CK_OUT1 clock source selection</description>
            <bitOffset>16</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>APBPSC</name>
            <description>APB prescaler selection</description>
            <bitOffset>11</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>AHBPSC</name>
            <description>AHB prescaler selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCSS</name>
            <description>System clock switch status</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>SCS</name>
            <description>System clock switch</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>INT</name>
        <displayName>INT</displayName>
        <description>Interrupt register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKMIC</name>
            <description>HXTAL clock stuck interrupt clear</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>LCKMIC</name>
            <description>LXTAL clock stuck interrupt clear</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>HXTALSTBIC</name>
            <description>HXTAL stabilization interrupt clear</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>IRC48MSTBIC</name>
            <description>IRC48M stabilization interrupt clear</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>LXTALSTBIC</name>
            <description>LXTAL stabilization interrupt clear</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>IRC32KSTBIC</name>
            <description>IRC32K stabilization interrupt clear</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>HXTALSTBIE</name>
            <description>HXTAL stabilization interrupt enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC48MSTBIE</name>
            <description>IRC48M stabilization interrupt enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALSTBIE</name>
            <description>LXTAL stabilization interrupt enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>IRC32KSTBIE</name>
            <description>IRC32K stabilization interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CKMIF</name>
            <description>HXTAL clock stuck interrupt flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>LCKMIF</name>
            <description>LXTAL clock stuck interrupt flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>HXTALSTBIF</name>
            <description>HXTAL stabilization interrupt flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC48MSTBIF</name>
            <description>IRC48M stabilization interrupt flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>LXTALSTBIF</name>
            <description>LXTAL stabilization interrupt flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC32KSTBIF</name>
            <description>IRC32K stabilization interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB1RST</name>
        <displayName>AHB1RST</displayName>
        <description>AHB1 reset register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMAMUXRST</name>
            <description>DMAMUX reset</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DMARST</name>
            <description>DMA reset</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CRCRST</name>
            <description>CRC Reset</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB2RST</name>
        <displayName>AHB2RST</displayName>
        <description>AHB2 reset register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PFRST</name>
            <description>GPIO port F reset</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PDRST</name>
            <description>GPIO port D reset</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PCRST</name>
            <description>GPIO port C reset</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PBRST</name>
            <description>GPIO port B reset</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PARST</name>
            <description>GPIO port A reset</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>APBRST</name>
        <displayName>APBRST</displayName>
        <description>APB reset register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PMURST</name>
            <description>PMU reset</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C1RST</name>
            <description>I2C1 reset</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0RST</name>
            <description>I2C0 reset</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART2RST</name>
            <description>USART2 Reset</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER16RST</name>
            <description>TIMER16 reset</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER15RST</name>
            <description>TIMER15 reset</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER13RST</name>
            <description>TIMER13 reset</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART1RST</name>
            <description>USART1 Reset</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART0RST</name>
            <description>USART0 Reset</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI1RST</name>
            <description>SPI1 Reset</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI0RST</name>
            <description>SPI0 Reset</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER2RST</name>
            <description>TIMER2 reset</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER0RST</name>
            <description>TIMER0 reset</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ADCRST</name>
            <description>ADC reset</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WWDGTRST</name>
            <description>WWDGT reset</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMPRST</name>
            <description>Comparator reset</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SYSCFGRST</name>
            <description>System configuration reset</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB1EN</name>
        <displayName>AHB1EN</displayName>
        <description>AHB1 enable register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000010</resetValue>
        <fields>
          <field>
            <name>DMAMUXEN</name>
            <description>DMAMUX clock enable</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DMAEN</name>
            <description>DMA clock enable</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CRCEN</name>
            <description>CRC clock enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FMCEN</name>
            <description>FMC clock enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB2EN</name>
        <displayName>AHB2EN</displayName>
        <description>AHB2 enable register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PFEN</name>
            <description>GPIO port F clock enable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PDEN</name>
            <description>GPIO port D clock enable</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PCEN</name>
            <description>GPIO port C clock enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PBEN</name>
            <description>GPIO port B clock enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PAEN</name>
            <description>GPIO port A clock enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>APBEN</name>
        <displayName>APBEN</displayName>
        <description>APB enable register</description>
        <addressOffset>0x44</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PMUEN</name>
            <description>PMU clock enable</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DBGEN</name>
            <description>DBG clock enable</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C1EN</name>
            <description>I2C1 clock enable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0EN</name>
            <description>I2C0 clock enable</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART2EN</name>
            <description>USART2 clock enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER16EN</name>
            <description>TIMER16 timer clock enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER15EN</name>
            <description>TIMER15 timer clock enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER13EN</name>
            <description>TIMER13 timer clock enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART1EN</name>
            <description>USART1 clock enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART0EN</name>
            <description>USART0 clock enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI1EN</name>
            <description>SPI1 clock enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI0EN</name>
            <description>SPI0 clock enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER2EN</name>
            <description>TIMER2 timer clock enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER0EN</name>
            <description>TIMER0 timer clock enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ADCEN</name>
            <description>ADC interface clock enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WWDGTEN</name>
            <description>WWDGT clock enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMPEN</name>
            <description>Comparator clock enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SYSCFGEN</name>
            <description>System configuration clock enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB1SPDPEN</name>
        <displayName>AHB1SPDPEN</displayName>
        <description>AHB1 sleep and deep sleep mode enable register</description>
        <addressOffset>0x50</addressOffset>
        <size>0x20</size>
        <resetValue>0x00A01014</resetValue>
        <fields>
          <field>
            <name>DMAMUXSPDPEN</name>
            <description>DMAMUX clock enable when sleep and deep sleep mode</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DMASPDPEN</name>
            <description>DMA clock enable when sleep and deep sleep mode</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CRCSPDPEN</name>
            <description>CRC clock enable when sleep and deep sleep mode</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FMCSPDPEN</name>
            <description>FMC clock enable when sleep and deep sleep mode</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SRAMSPDPEN</name>
            <description>SRAM interface clock enable when sleep and deep sleep mode</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>AHB2SPDPEN</name>
        <displayName>AHB2SPDPEN</displayName>
        <description>AHB2 sleep and deep sleep mode enable register</description>
        <addressOffset>0x54</addressOffset>
        <size>0x20</size>
        <resetValue>0x005E0000</resetValue>
        <fields>
          <field>
            <name>PFSPDPEN</name>
            <description>GPIO port F clock enable when sleep and deep sleep mode</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PDSPDPEN</name>
            <description>GPIO port D clock enable when sleep and deep sleep mode</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PCSPDPEN</name>
            <description>GPIO port C clock enable when sleep and deep sleep mode</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PBSPDPEN</name>
            <description>GPIO port B clock enable when sleep and deep sleep mode</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PASPDPEN</name>
            <description>GPIO port A clock enable when sleep and deep sleep mode</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>APBSPDPEN</name>
        <displayName>APBSPDPEN</displayName>
        <description>APB sleep and deep sleep mode enable register</description>
        <addressOffset>0x64</addressOffset>
        <size>0x20</size>
        <resetValue>0x106FFF03</resetValue>
        <fields>
          <field>
            <name>PMUSPDPEN</name>
            <description>PMU clock enable when sleep and deep sleep mode</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C1SPDPEN</name>
            <description>I2C1 clock enable when sleep mode and deep sleep mode</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0SPDPEN</name>
            <description>I2C0 clock enable when sleep mode and deep sleep mode</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART2SPDPEN</name>
            <description>USART2 clock enable when sleep mode and deep sleep mode</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER16SPDPEN</name>
            <description>TIMER16 clock enable when sleep and deep sleep mode</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER15SPDPEN</name>
            <description>TIMER15 clock enable when sleep and deep sleep mode</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER13SPDPEN</name>
            <description>TIMER13 clock enable when sleep and deep sleep mode</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART1SPDPEN</name>
            <description>USART1 clock enable when sleep and deep sleep mode</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART0SPDPEN</name>
            <description>USART0 clock enable when sleep and deep sleep mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI1SPDPEN</name>
            <description>SPI1 clock enable when sleep and deep sleep mode</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPI0SPDPEN</name>
            <description>SPI0 clock enable when sleep and deep sleep mode</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER2SPDPEN</name>
            <description>TIMER2 clock enable when sleep and deep sleep mode</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TIMER0SPDPEN</name>
            <description>TIMER0 clock enable when sleep and deep sleep mode</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ADCSPDPEN</name>
            <description>ADC clock enable when sleep and deep sleep mode</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>WWDGTSPDPEN</name>
            <description>WWDGT clock enable when sleep and deep sleep mode</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMPSPDPEN</name>
            <description>CMP clock enable when sleep and deep sleep mode</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SYSCFGSPDPEN</name>
            <description>System configuration clock enable when sleep and deep sleep mode</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x70</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000008</resetValue>
        <fields>
          <field>
            <name>LSCKOUTSEL</name>
            <description>Low speed clock output selection</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LSCKOUTEN</name>
            <description>Low speed clock output enable</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BKPRST</name>
            <description>Backup domain reset</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTCEN</name>
            <description>RTC clock enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RTCSRC</name>
            <description>RTC clock entry selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALSTBRST</name>
            <description>LXTAL stabilization reset.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LCKMD</name>
            <description>LXTAL clock failure detection</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LCKMEN</name>
            <description>LXTAL clock monitor enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALDRI</name>
            <description>LXTAL drive capability</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALBPS</name>
            <description>LXTAL bypass mode enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALSTB</name>
            <description>External low-speed oscillator stabilization</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>LXTALEN</name>
            <description>LXTAL enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>RSTSCK</name>
        <displayName>RSTSCK</displayName>
        <description>Reset source /clock register</description>
        <addressOffset>0x74</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>LPRSTF</name>
            <description>Low-power reset flag</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>WWDGTRSTF</name>
            <description>Window watchdog timer reset flag</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>FWDGTRSTF</name>
            <description>Free Watchdog timer reset flag</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>SWRSTF</name>
            <description>Software reset flag</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>PORRSTF</name>
            <description>Power reset flag</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>EPRSTF</name>
            <description>External PIN reset flag</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>BORRSTF</name>
            <description>BOR reset flag</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RSTFC</name>
            <description>Reset flag clear</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OBLRSTF</name>
            <description>Option byte loader reset flag</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC32KSTB</name>
            <description>IRC32K stabilization</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>IRC32KEN</name>
            <description>IRC32K enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG1</name>
        <displayName>CFG1</displayName>
        <description>Configuration register 1</description>
        <addressOffset>0x8C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>I2SSEL</name>
            <description>I2S clock source selection</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ADCPSC</name>
            <description>ADC clock prescaler selection</description>
            <bitOffset>9</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ADCSEL</name>
            <description>CK_ADC clock source selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C1SEL</name>
            <description>CK_I2C1 clock source selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0SEL</name>
            <description>CK_I2C0 clock source selection</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>USART0SEL</name>
            <description>CK_USART0 clock source selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>WWDGT</name>
    <description>Window watchdog timer</description>
    <groupName>WWDGT</groupName>
    <baseAddress>0x40002C00</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>WWDGT</name>
      <value>0</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>Control register</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000007F</resetValue>
        <fields>
          <field>
            <name>WDGTEN</name>
            <description>Activation bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CNT</name>
            <description>7-bit counter</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG</name>
        <displayName>CFG</displayName>
        <description>Configuration register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000007F</resetValue>
        <fields>
          <field>
            <name>PSC_2_3</name>
            <description>Prescaler</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>EWIE</name>
            <description>Early wakeup interrupt</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PSC_0_1</name>
            <description>Prescaler</description>
            <bitOffset>7</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>WIN</name>
            <description>7-bit window value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Status register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EWIF</name>
            <description>Early wakeup interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>CMP</name>
    <description>Comparator</description>
    <groupName>CMP</groupName>
    <baseAddress>0x40017C00</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>CMP0</name>
      <value>34</value>
    </interrupt>
    <interrupt>
      <name>CMP1</name>
      <value>35</value>
    </interrupt>
    <registers>
      <register>
        <name>CMP0_CS</name>
        <displayName>CMP0_CS</displayName>
        <description>CMP0 Control / Status register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CMP0LK</name>
            <description>CMP0 lock</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0O</name>
            <description>CMP0 output state</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CMP0SEN</name>
            <description>Voltage scaler enable bit</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0BEN</name>
            <description>Scaler bridge enable bit</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0BLK</name>
            <description>CMP0 output blanking source</description>
            <bitOffset>18</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0HST</name>
            <description>CMP0 hysteresis</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0PL</name>
            <description>Polarity of CMP0 output</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0SW</name>
            <description>CMP0 switch</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0MSEL</name>
            <description>CMP0_IM input selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0M</name>
            <description>CMP0 mode</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP0EN</name>
            <description>CMP0 enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CMP1_CS</name>
        <displayName>CMP1_CS</displayName>
        <description>CMP1 Control / Status register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CMP1LK</name>
            <description>CMP1 lock</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1O</name>
            <description>CMP1 output state</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CMP1SEN</name>
            <description>Voltage scaler enable bit</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1BEN</name>
            <description>Scaler bridge enable bit</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1BLK</name>
            <description>CMP1 output blanking source</description>
            <bitOffset>18</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1HST</name>
            <description>CMP1 hysteresis</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1PL</name>
            <description>Polarity of CMP1 output</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1SW</name>
            <description>CMP1 switch</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1MSEL</name>
            <description>CMP1_IM input selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1M</name>
            <description>CMP1 mode</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMP1EN</name>
            <description>CMP1 enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>I2C0</name>
    <description>Inter integrated circuit</description>
    <groupName>I2C</groupName>
    <baseAddress>0x40005400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>I2C0_EV</name>
      <value>17</value>
    </interrupt>
    <interrupt>
      <name>I2C0_ER</name>
      <value>18</value>
    </interrupt>
    <interrupt>
      <name>I2C0_WAKE</name>
      <value>36</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PECEN</name>
            <description>PEC Calculation Switch</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SMBALTEN</name>
            <description>SMBus Alert enable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SMBDAEN</name>
            <description>SMBus device default address enable</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SMBHAEN</name>
            <description>SMBus Host address enable</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>GCEN</name>
            <description>Whether or not to response to a General Call</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WUEN</name>
            <description>Wakeup from Deep-sleep mode enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SS</name>
            <description>Whether to stretch SCL low when data is not ready in slave mode</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SBCTL</name>
            <description>Slave byte control</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENR</name>
            <description>DMA enable for reception</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENT</name>
            <description>DMA enable for transmission</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ANOFF</name>
            <description>Analog noise filter disable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DNF</name>
            <description>Digital noise filter</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCIE</name>
            <description>Transfer complete interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STPDETIE</name>
            <description>Stop detection interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NACKIE</name>
            <description>Not acknowledge received interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDMIE</name>
            <description>Address match interrupt enable in slave mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNEIE</name>
            <description>Receive interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TIE</name>
            <description>Receive interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>I2CEN</name>
            <description>I2C peripheral enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PECTRANS</name>
            <description>PEC Transfer</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AUTOEND</name>
            <description>Automatic end mode in master mode</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RELOAD</name>
            <description>Reload mode</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BYTENUM</name>
            <description>Number of bytes to be transferred</description>
            <bitOffset>16</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>NACKEN</name>
            <description>Generate NACK in slave mode</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STOP</name>
            <description>Generate a STOP condition on I2C bus</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>START</name>
            <description>Generate a START condition on I2C bus</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HEAD10R</name>
            <description>10-bit address header executes read direction only in master receive mode</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADD10EN</name>
            <description>10-bit addressing mode enable in master mode</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TRDIR</name>
            <description>Transfer direction in master mode</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SADDRESS</name>
            <description>Slave address to be sent</description>
            <bitOffset>0</bitOffset>
            <bitWidth>10</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SADDR0</name>
        <displayName>SADDR0</displayName>
        <description>Slave address register 0</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ADDRESSEN</name>
            <description>I2C address enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDFORMAT</name>
            <description>Address mode for the I2C slave</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDRESS_8_9</name>
            <description>7-bit address or bits 7:1 of a 10-bit address</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>ADDRESS_1_7</name>
            <description>Highest two bits of a 10-bit address</description>
            <bitOffset>1</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
          <field>
            <name>ADDRESS_0</name>
            <description>Bit 0 of a 10-bit address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SADDR1</name>
        <displayName>SADDR1</displayName>
        <description>Slave address register 1</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>ADDRESS2EN</name>
            <description>Second I2C address enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDMSK2</name>
            <description>ADDRESS2[7:1] mask</description>
            <bitOffset>8</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>ADDRESS2</name>
            <description>Second I2C address for the slave</description>
            <bitOffset>1</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMING</name>
        <displayName>TIMING</displayName>
        <description>Timing register </description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Timing prescaler</description>
            <bitOffset>28</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SCLDELY</name>
            <description>Data setup time</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SDADELY</name>
            <description>Data hold time</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>SCLH</name>
            <description>SCL high period</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>SCLL</name>
            <description>SCL low period</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMEOUT</name>
        <displayName>TIMEOUT</displayName>
        <description>timeout register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EXTOEN</name>
            <description>Extended clock timeout detection enable</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BUSTOB</name>
            <description>Bus timeout B</description>
            <bitOffset>16</bitOffset>
            <bitWidth>12</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TOEN</name>
            <description>Clock timeout detection enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TOIDLE</name>
            <description>Idle clock timeout detection</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BUSTOA</name>
            <description>Bus timeout A</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Transfer status register </description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000001</resetValue>
        <fields>
          <field>
            <name>READDR</name>
            <description>Received match address in slave mode</description>
            <bitOffset>17</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
          <field>
            <name>TR</name>
            <description>Whether the I2C is a transmitter or a receiver in slave mode</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>I2CBSY</name>
            <description>Busy flag</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SMBALT</name>
            <description>SMBus Alert</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TIMEOUT</name>
            <description>TIMEOUT flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PECERR</name>
            <description>PEC error</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OUERR</name>
            <description>Overrun/Underrun error in slave mode</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LOSTARB</name>
            <description>Arbitration Lost</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BERR</name>
            <description>Bus error</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCR</name>
            <description>Transfer complete reload</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TC</name>
            <description>Transfer complete in master mode</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STPDET</name>
            <description>STOP condition is detected on the bus</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NACK</name>
            <description>Not Acknowledge flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDSEND</name>
            <description>Address received matches in slave mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNE</name>
            <description>I2C_RDATA is not empty during receiving</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TI</name>
            <description>Transmit interrupt</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TBE</name>
            <description>I2C_TDATA is empty during transmitting</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STATC</name>
        <displayName>STATC</displayName>
        <description>Status clear register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SMBALTC</name>
            <description>SMBus Alert flag clear</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TIMEOUTC</name>
            <description>TIMEOUT flag clear</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PECERRC</name>
            <description>PEC error flag clear</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OUERRC</name>
            <description>Overrun/Underrun flag clear</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LOSTARBC</name>
            <description>Arbitration Lost flag clear</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BERRC</name>
            <description>Bus error flag clear</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STPDETC</name>
            <description>STPDET flag clear</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NACKC</name>
            <description>Not Acknowledge flag clear</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDSENDC</name>
            <description>ADDSEND flag clear</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PEC</name>
        <displayName>PEC</displayName>
        <description>Packet Error Check register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PECV</name>
            <description>Packet Error Checking Value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RDATA</name>
        <displayName>RDATA</displayName>
        <description>receive data register </description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RDATA</name>
            <description>Receive data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TDATA</name>
        <displayName>TDATA</displayName>
        <description>Transmit data register </description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TDATA</name>
            <description>Transmit data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL2</name>
        <displayName>CTL2</displayName>
        <description>Control register 2</description>
        <addressOffset>0x90</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000FE00</resetValue>
        <fields>
          <field>
            <name>ADDM</name>
            <description>Defines which bits of ADDRESS are compared with an incoming address byte</description>
            <bitOffset>9</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral derivedFrom="I2C0">
    <name>I2C1</name>
    <baseAddress>0x40005800</baseAddress>
    <interrupt>
      <name>I2C1_EV</name>
      <value>19</value>
    </interrupt>
    <interrupt>
      <name>I2C1_ER</name>
      <value>20</value>
    </interrupt>
    <interrupt>
      <name>I2C1_WAKE</name>
      <value>37</value>
    </interrupt>
  </peripheral>
  <peripheral>
    <name>RTC</name>
    <description>Real time clock</description>
    <groupName>RTC</groupName>
    <baseAddress>0x40002800</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>RTC_Tamper_Timestamp</name>
      <value>1</value>
    </interrupt>
    <interrupt>
      <name>RTC_WAKE</name>
      <value>2</value>
    </interrupt>
    <interrupt>
      <name>RTC_Alarm</name>
      <value>23</value>
    </interrupt>
    <registers>
      <register>
        <name>TIME</name>
        <displayName>TIME</displayName>
        <description>Time register</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PM</name>
            <description>AM/PM mark</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HRT</name>
            <description>Hour tens in BCD code</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HRU</name>
            <description>Hour units in BCD code</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MNT</name>
            <description>Minute tens in BCD code</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MNU</name>
            <description>Minute units in BCD code</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCT</name>
            <description>Second tens in BCD code</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCU</name>
            <description>Second units in BCD code</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DATE</name>
        <displayName>DATE</displayName>
        <description>Date register</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00002101</resetValue>
        <fields>
          <field>
            <name>YRT</name>
            <description>Year tens in BCD code</description>
            <bitOffset>20</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>YRU</name>
            <description>Year units in BCD code</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DOW</name>
            <description>Days of the week</description>
            <bitOffset>13</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MONT</name>
            <description>Month tens in BCD code</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MONU</name>
            <description>Month units in BCD code</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DAYT</name>
            <description>Day tens in BCD code</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DAYU</name>
            <description>Day units in BCD code</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL</name>
        <displayName>CTL</displayName>
        <description>Control register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>OUT2EN</name>
            <description>RTC_OUT2 pin enable</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>COEN</name>
            <description>Calibration output enable</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OS</name>
            <description>Output selection</description>
            <bitOffset>21</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>OPOL</name>
            <description>Output polarity</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>COS</name>
            <description>Calibration output selection</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DSM</name>
            <description>Daylight saving mark</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>S1H</name>
            <description>Subtract 1 hour(winter time change)</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>A1H</name>
            <description>Add 1 hour(summer time change)</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>TSIE</name>
            <description>Time-stamp interrupt enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ALRM0IE</name>
            <description>RTC alarm-0 interrupt enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSEN</name>
            <description>Time-stamp function enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ALRM0EN</name>
            <description>Alarm-0 function enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CS</name>
            <description>Clock System</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BPSHAD</name>
            <description>Shadow registers bypass control</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>REFEN</name>
            <description>Reference clock detection function enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSEG</name>
            <description>Valid event edge of time-stamp</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Status register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000007</resetValue>
        <fields>
          <field>
            <name>SCPF</name>
            <description>Smooth calibration pending flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>TSOVRF</name>
            <description>Time-stamp overflow flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSF</name>
            <description>Time-stamp flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ALRM0F</name>
            <description>Alarm-0 occurs flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INITM</name>
            <description>Enter initialization mode</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>INITF</name>
            <description>Initialization state flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RSYNF</name>
            <description>Register synchronization flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>YCM</name>
            <description>Year configuration mark</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>SOPF</name>
            <description>Shift function operation pending flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>ALRM0WF</name>
            <description>Alarm 0 configuration can be write flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>Prescaler register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x007F00FF</resetValue>
        <fields>
          <field>
            <name>FACTOR_A</name>
            <description>Asynchronous prescaler factor</description>
            <bitOffset>16</bitOffset>
            <bitWidth>7</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>FACTOR_S</name>
            <description>Synchronous prescaler factor</description>
            <bitOffset>0</bitOffset>
            <bitWidth>15</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>ALRM0TD</name>
        <displayName>ALRM0TD</displayName>
        <description>Alarm 0 time and date register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>MSKD</name>
            <description>Alarm date mask bit</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DOWS</name>
            <description>Day of the week selected</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DAYT</name>
            <description>Date tens in BCD code</description>
            <bitOffset>28</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DAYU</name>
            <description>Date units or week day in BCD code</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MSKH</name>
            <description>Alarm hour mask bit</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PM</name>
            <description>AM/PM flag</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HRT</name>
            <description>Hour tens in BCD code</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HRU</name>
            <description>Hour units in BCD code</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MSKM</name>
            <description>Alarm minutes mask bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MNT</name>
            <description>Minutes tens in BCD code</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MNU</name>
            <description>Minutes units in BCD code</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MSKS</name>
            <description>Alarm second mask bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCT</name>
            <description>Second tens in BCD code</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SCU</name>
            <description>Second units in BCD code</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>WPK</name>
        <displayName>WPK</displayName>
        <description>Write protection key register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WPK</name>
            <description>Key for write protection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
            <access>write-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SS</name>
        <displayName>SS</displayName>
        <description>Sub second register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SSC</name>
            <description>Sub second value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SHIFTCTL</name>
        <displayName>SHIFTCTL</displayName>
        <description>Shift function control register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>A1S</name>
            <description>One second add</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>SFS</name>
            <description>Subtract a fraction of a second</description>
            <bitOffset>0</bitOffset>
            <bitWidth>15</bitWidth>
            <access>write-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TTS</name>
        <displayName>TTS</displayName>
        <description>Time of time stamp register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PM</name>
            <description>AM/PM mark</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>HRT</name>
            <description>Hour tens in BCD code</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>HRU</name>
            <description>Hour units in BCD code</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>MNT</name>
            <description>Minute tens in BCD code</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>MNU</name>
            <description>Minute units in BCD code</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>SCT</name>
            <description>Second tens in BCD code</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>SCU</name>
            <description>Second units in BCD code</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DTS</name>
        <displayName>DTS</displayName>
        <description>Date of time stamp register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DOW</name>
            <description>Days of the week</description>
            <bitOffset>13</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>MONT</name>
            <description>Month tens in BCD code</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>MONU</name>
            <description>Month units in BCD code</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>DAYT</name>
            <description>Day tens in BCD code</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>DAYU</name>
            <description>Day units in BCD code</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SSTS</name>
        <displayName>SSTS</displayName>
        <description>Sub second of time stamp register</description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SSC</name>
            <description>Sub second value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>HRFC</name>
        <displayName>HRFC</displayName>
        <description>High resolution frequency compensation register</description>
        <addressOffset>0x3C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>FREQI</name>
            <description>Increase RTC frequency by 488.5PPM</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CWND8</name>
            <description>Frequency compensation window 8 second selected</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CWND16</name>
            <description>Frequency compensation window 16 second selected</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMSK</name>
            <description>Calibration mask number</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TYPE</name>
        <displayName>TYPE</displayName>
        <description>Type register</description>
        <addressOffset>0x40</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ALRMOUTTYPE</name>
            <description>RTC_ALARM Output Type</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DISPU</name>
            <description>RTC_TAMP pin pull up disable bit</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>ALRM0SS</name>
        <displayName>ALRM0SS</displayName>
        <description>Alarm 0 sub second register</description>
        <addressOffset>0x44</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>MSKSSC</name>
            <description>Mask control bit of SSC</description>
            <bitOffset>24</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SSC</name>
            <description>Alarm sub second value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>15</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>BKP0</name>
        <displayName>BKP0</displayName>
        <description>Backup registers</description>
        <addressOffset>0x50</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>BKP1</name>
        <displayName>BKP1</displayName>
        <description>Backup registers</description>
        <addressOffset>0x54</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>BKP2</name>
        <displayName>BKP2</displayName>
        <description>Backup registers</description>
        <addressOffset>0x58</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>BKP3</name>
        <displayName>BKP3</displayName>
        <description>Backup registers</description>
        <addressOffset>0x5C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SPI1</name>
    <description>Serial peripheral interface</description>
    <groupName>SPI</groupName>
    <baseAddress>0x40003800</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>SPI1</name>
      <value>22</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>BDEN</name>
            <description>Bidirectional enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BDOEN</name>
            <description>Bidirectional Transmit output enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CRCEN</name>
            <description>Hardware CRC calculation enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CRCNT</name>
            <description>CRC transfer next</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CRCL</name>
            <description>CRC length</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RO</name>
            <description>Receive only</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SWNSSEN</name>
            <description>NSS Software Mode Selection</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SWNSS</name>
            <description>NSS Pin Selection In NSS Software Mode</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LF</name>
            <description>LSB First Mode</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SPIEN</name>
            <description>SPI enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PSC</name>
            <description>Master Clock Prescaler Selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>MSTMOD</name>
            <description>Master Mode Enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CKPL</name>
            <description>Clock Polarity Selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CKPH</name>
            <description>Clock Phase Selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000700</resetValue>
        <fields>
          <field>
            <name>TXDMA_ODD</name>
            <description>Odd bytes in TX DMA channel</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RXDMA_ODD</name>
            <description>Odd bytes in RX DMA channel</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BYTEN</name>
            <description>Byte access enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DZ</name>
            <description>Date size</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>TBEIE</name>
            <description>Transmit Buffer Empty Interrupt Enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNEIE</name>
            <description>Receive Buffer Not Empty Interrupt Enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TMOD</name>
            <description>SPI TI Mode Enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NSSP</name>
            <description>SPI NSS Pulse Mode Enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NSSDRV</name>
            <description>NSS output enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DMATEN</name>
            <description>Tx buffer DMA enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DMAREN</name>
            <description>Rx buffer DMA enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>status register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000002</resetValue>
        <fields>
          <field>
            <name>TXLVL</name>
            <description>Tx FIFO level</description>
            <bitOffset>11</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RXLVL</name>
            <description>Rx FIFO level</description>
            <bitOffset>9</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>FERR</name>
            <description>Format Error</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TRANS</name>
            <description>Transmitting ongoing Bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RXORERR</name>
            <description>Reception Overrun Error Bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CONFERR</name>
            <description>SPI Configuration error</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CRCERR</name>
            <description>SPI CRC Error Bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TXURERR</name>
            <description>Transmission underrun error bit</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>I2SCH</name>
            <description>I2S channel side</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>TBE</name>
            <description>Transmit Buffer Empty</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RBNE</name>
            <description>Receive Buffer Not Empty</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DATA</name>
        <displayName>DATA</displayName>
        <description>data register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CPCPOLY</name>
        <displayName>CPCPOLY</displayName>
        <description>CRC polynomial register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000007</resetValue>
        <fields>
          <field>
            <name>CRCPOLY</name>
            <description>CRC polynomial register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RCRC</name>
        <displayName>RCRC</displayName>
        <description>RX CRC register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RCRC</name>
            <description>RX RCR register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TCRC</name>
        <displayName>TCRC</displayName>
        <description>TX CRC register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>TCRC</name>
            <description>Tx CRC register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>QCTL</name>
        <displayName>QCTL</displayName>
        <description>SPI quad wird control register</description>
        <addressOffset>0x80</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0000</resetValue>
        <fields>
          <field>
            <name>IO23_DRV</name>
            <description>Drive IO2 and IO3 enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>QRD</name>
            <description>Quad wire read select</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>QMOD</name>
            <description>Quad wire mode enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral >
    <name>SPI0</name>
    <description>Serial Peripheral Interface 0</description>
    <baseAddress>0x40013000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>SPI0</name>
      <value>21</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>BDEN</name>
            <description>Bidirectional enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BDOEN</name>
            <description>Bidirectional Transmit output enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CRCEN</name>
            <description>Hardware CRC calculation enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CRCNT</name>
            <description>CRC transfer next</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FF16</name>
            <description>Data frame format</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RO</name>
            <description>Receive only</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SWNSSEN</name>
            <description>NSS Software Mode Selection</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SWNSS</name>
            <description>NSS Pin Selection In NSS Software Mode</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LF</name>
            <description>LSB First Mode</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SPIEN</name>
            <description>SPI enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PSC</name>
            <description>Master Clock Prescaler Selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>MSTMOD</name>
            <description>Master Mode Enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CKPL</name>
            <description>Clock Polarity Selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CKPH</name>
            <description>Clock Phase Selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TBEIE</name>
            <description>Transmit Buffer Empty Interrupt Enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNEIE</name>
            <description>Receive Buffer Not Empty Interrupt Enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TMOD</name>
            <description>SPI TI Mode Enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NSSP</name>
            <description>SPI NSS Pulse Mode Enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NSSDRV</name>
            <description>NSS output enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DMATEN</name>
            <description>Tx buffer DMA enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DMAREN</name>
            <description>Rx buffer DMA enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>status register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000002</resetValue>
        <fields>
          <field>
            <name>FERR</name>
            <description>Format Error</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TRANS</name>
            <description>Transmitting On-going Bit</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RXORERR</name>
            <description>Reception Overrun Error Bit</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CONFERR</name>
            <description>SPI Configuration error</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>CRCERR</name>
            <description>SPI CRC Error Bit</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TBE</name>
            <description>Transmit Buffer Empty</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RBNE</name>
            <description>Receive Buffer Not Empty</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DATA</name>
        <displayName>DATA</displayName>
        <description>data register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>DATA</name>
            <description>Data register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CPCPOLY</name>
        <displayName>CPCPOLY</displayName>
        <description>CRC polynomial register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000007</resetValue>
        <fields>
          <field>
            <name>CRCPOLY</name>
            <description>CRC polynomial register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RCRC</name>
        <displayName>RCRC</displayName>
        <description>RX CRC register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RCRC</name>
            <description>RX RCR register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TCRC</name>
        <displayName>TCRC</displayName>
        <description>TX CRC register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>TCRC</name>
            <description>Tx CRC register</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>I2SCTL</name>
        <displayName>I2SCTL</displayName>
        <description>I2S configuration register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>I2SSEL</name>
            <description>I2S mode selection</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>I2SEN</name>
            <description>I2S Enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>I2SOPMOD</name>
            <description>I2S configuration mode</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>PCMSMOD</name>
            <description>PCM frame synchronization</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>I2SSTD</name>
            <description>I2S standard selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CKPL</name>
            <description>Idle state clock polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DTLEN</name>
            <description>Data length to be transferred</description>
            <bitOffset>1</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CHLEN</name>
            <description>Channel length (number of bits per audio channel)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>I2SPSC</name>
        <displayName>I2SPSC</displayName>
        <description>I2S prescaler register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0002</resetValue>
        <fields>
          <field>
            <name>MCKOEN</name>
            <description>I2S_MCK output enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OF</name>
            <description>Odd factor for the prescaler</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DIV</name>
            <description>Dividing factor for the prescaler</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>SYSCFG</name>
    <description>System and memory architectur</description>
    <groupName>SYSCFG</groupName>
    <baseAddress>0x40010000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CFG0</name>
        <displayName>CFG0</displayName>
        <description>System configuration register 0</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PC14FMPEN</name>
            <description>I2C Fm+ mode on PC14 pin enable</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PA10FMPEN</name>
            <description>I2C Fm+ mode on PA10 pin enable</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PA9FMPEN</name>
            <description>I2C Fm+ mode on PA9 pin enable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>I2C0_FMP</name>
            <description>Fast Mode Plus (FM+) enable for I2C0</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PB9FMPEN</name>
            <description>I2C Fm+ mode on PB9 pin enable</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PB8FMPEN</name>
            <description>I2C Fm+ mode on PB8 pin enable</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PB7FMPEN</name>
            <description>I2C Fm+ mode on PB7 pin enable</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PB6FMPEN</name>
            <description>I2C Fm+ mode on PB6 pin enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PA12_RMP</name>
            <description>PA12 pin remapping</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>PA11_RMP</name>
            <description>PA11 pin remapping This bit is set and cleared by software. When set, it remaps the PA11 pin to operate as PA9 GPIO port, instead as PA11 GPIO port.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BOOT_MODE</name>
            <description>Boot mode (Refer to Boot configuration for details)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>EXTISS0</name>
        <displayName>EXTISS0</displayName>
        <description>EXTI sources selection register 0</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EXTI3_SS</name>
            <description>EXTI 3 sources selection</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI2_SS</name>
            <description>EXTI 2 sources selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI1_SS</name>
            <description>EXTI 1 sources selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI0_SS</name>
            <description>EXTI 0 sources selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>EXTISS1</name>
        <displayName>EXTISS1</displayName>
        <description>EXTI sources selection register 1</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EXTI7_SS</name>
            <description>EXTI 7 sources selection</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI6_SS</name>
            <description>EXTI 6 sources selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI5_SS</name>
            <description>EXTI 5 sources selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI4_SS</name>
            <description>EXTI 4 sources selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>EXTISS2</name>
        <displayName>EXTISS2</displayName>
        <description>EXTI sources selection register 2</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EXTI11_SS</name>
            <description>EXTI 11 sources selection</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI10_SS</name>
            <description>EXTI 10 sources selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI9_SS</name>
            <description>EXTI 9 sources selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI8_SS</name>
            <description>EXTI 8 sources selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>EXTISS3</name>
        <displayName>EXTISS3</displayName>
        <description>EXTI sources selection register 3</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EXTI15_SS</name>
            <description>EXTI 15 sources selection</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI14_SS</name>
            <description>EXTI 14 sources selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI13_SS</name>
            <description>EXTI 13 sources selection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>EXTI12_SS</name>
            <description>EXTI 12 sources selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG1</name>
        <displayName>CFG1</displayName>
        <description>System configuration register 1</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>SRAM_ECC_LOCK</name>
            <description>SRAM ECC check error lock</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LOCKUP_LOCK</name>
            <description>Cortex-M23 LOCKUP output lock</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>System status register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ECCSEIF</name>
            <description>SRAM single bit correction event flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ECCMEIF</name>
            <description>SRAM two bits non-correction event flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG2</name>
        <displayName>CFG2</displayName>
        <description>SYSCFG configuration register 2</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000007</resetValue>
        <fields>
          <field>
            <name>ECCEADDR</name>
            <description>Indicates the last ECC event on SRAM occurred.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>12</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>ECCSERRBITS</name>
            <description>Indicates the error bit</description>
            <bitOffset>10</bitOffset>
            <bitWidth>6</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>ECCSEIE</name>
            <description>Single bit correction error interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ECCMEIE</name>
            <description>Multi-bits (two bits) non-correction error NMI interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>HXTALCSS_IE</name>
            <description>HXTAL css interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>LXTALCSS_IE</name>
            <description>LXTAL css interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CPU_IRQ_LAT</name>
        <displayName>CPU_IRQ_LAT</displayName>
        <description>IRQ latency register</description>
        <addressOffset>0x100</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>IRQ_LATENCY</name>
            <description>IRQ_LATENCY specifies the minimum number of cycles between an interrupt that becomes pended in the NVIC, and the vector fetch for that interrupt being issued on the AHB-Lite interface.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMER0CFG0</name>
        <displayName>TIMER0CFG0</displayName>
        <description>TIMER0 configuration register 0</description>
        <addressOffset>0x110</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TSCFG7</name>
            <description>Restart event mode configuration</description>
            <bitOffset>28</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG6</name>
            <description>External clock mode 0 configuration</description>
            <bitOffset>24</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG5</name>
            <description>Event mode configuration</description>
            <bitOffset>20</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG4</name>
            <description>Pause mode configuration</description>
            <bitOffset>16</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG3</name>
            <description>Restart mode configuration</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG2</name>
            <description>Quadrature decoder mode 2 configuration</description>
            <bitOffset>8</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG1</name>
            <description>Quadrature decoder mode 1 configuration</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG0</name>
            <description>Quadrature decoder mode 0 configuration</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMER2CFG0</name>
        <displayName>TIMER2CFG0</displayName>
        <description>TIMER2 configuration register 0</description>
        <addressOffset>0x118</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TSCFG7</name>
            <description>Restart event mode configuration</description>
            <bitOffset>28</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG6</name>
            <description>External clock mode 0 configuration</description>
            <bitOffset>24</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG5</name>
            <description>Event mode configuration</description>
            <bitOffset>20</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG4</name>
            <description>Pause mode configuration</description>
            <bitOffset>16</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG3</name>
            <description>Restart mode configuration</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG2</name>
            <description>Quadrature decoder mode 2 configuration</description>
            <bitOffset>8</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG1</name>
            <description>Quadrature decoder mode 1 configuration</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TSCFG0</name>
            <description>Quadrature decoder mode 0 configuration</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMER0CFG1</name>
        <displayName>TIMER0CFG1</displayName>
        <description>TIMER0 configuration register 1</description>
        <addressOffset>0x114</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TSCFG8</name>
            <description>Internal trigger input source configuration</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>TIMER2CFG1</name>
        <displayName>TIMER2CFG1</displayName>
        <description>TIMER2 configuration register 1</description>
        <addressOffset>0x11C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TSCFG8</name>
            <description>Internal trigger input source configuration</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>TIMER0</name>
    <description>Advanced-timers</description>
    <groupName>TIMER</groupName>
    <baseAddress>0x40012C00</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>TIMER0_TRIG_UP_BREAK</name>
      <value>25</value>
    </interrupt>
    <interrupt>
      <name>TIMER0_CAP</name>
      <value>26</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x00</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKDIV</name>
            <description>Clock division</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ARSE</name>
            <description>Auto-reload shadow enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CAM</name>
            <description>Counter align mode selection</description>
            <bitOffset>5</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DIR</name>
            <description>Direction</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SPM</name>
            <description>Single pulse mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>UPS</name>
            <description>Update source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>UPDIS</name>
            <description>Update disable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CEN</name>
            <description>Counter enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ISO4</name>
            <description>Idle state of channel 4 output</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO3</name>
            <description>Idle state of channel 3 output</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO2N</name>
            <description>Idle state of multi mode channel 2 complementary output</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO2</name>
            <description>Idle state of channel 2 output</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO1N</name>
            <description>Idle state of multi mode channel 1 complementary output</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO1</name>
            <description>Idle state of channel 1 output</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO0N</name>
            <description>Idle state of multi mode channel 0 complementary output</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ISO0</name>
            <description>Idle state of channel 0 output</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TI0S</name>
            <description>Channel 0 trigger input selection</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MMC0</name>
            <description>Master mode control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DMAS</name>
            <description>DMA request source selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CCUC</name>
            <description>Commutation control shadow register update control</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CCSE</name>
            <description>Commutation control shadow enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SMCFG</name>
        <displayName>SMCFG</displayName>
        <description>Slave mode configuration register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ETP</name>
            <description>External trigger polarity</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SMC1</name>
            <description>Part of SMC is used to enable external clock mode 1</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ETPSC</name>
            <description>External trigger prescaler</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ETFC</name>
            <description>External trigger filter control</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>MSM</name>
            <description>Master-slave mode</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DMAINTEN</name>
        <displayName>DMAINTEN</displayName>
        <description>DMA and interrupt enable register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TRGDEN</name>
            <description>Trigger DMA request enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMTDEN</name>
            <description>Commutation DMA request enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH3DEN</name>
            <description>Channel 3 capture/compare DMA request enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH2DEN</name>
            <description>Channel 2 capture/compare DMA request enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH1DEN</name>
            <description>Channel 1 capture/compare DMA request enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH0DEN</name>
            <description>Channel 0 capture/compare DMA request enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>UPDEN</name>
            <description>Update DMA request enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BRKIE</name>
            <description>Break interrupt enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TRGIE</name>
            <description>Trigger interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMTIE</name>
            <description>Commutation interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH3IE</name>
            <description>Channel 3 capture/compare interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH2IE</name>
            <description>Channel 2 capture/compare interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH1IE</name>
            <description>Channel 1 capture/compare interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH0IE</name>
            <description>Channel 0 capture/compare interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>UPIE</name>
            <description>Update interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>INTF</name>
        <displayName>INTF</displayName>
        <description>Interrupt flag register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH4IF</name>
            <description>Channel 4  capture/compare interrupt flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>SYSBIF</name>
            <description>System source break interrupt flag</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH3OF</name>
            <description>Channel 3 over capture flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH2OF</name>
            <description>Channel 2 over capture flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH1OF</name>
            <description>Channel 1 over capture flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH0OF</name>
            <description>Channel 0 over capture flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BRK1IF</name>
            <description>Break1 interrupt flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>BRK0IF</name>
            <description>Break0 interrupt flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>TRGIF</name>
            <description>Trigger interrupt flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CMTIF</name>
            <description>Channel commutation interrupt flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH3IF</name>
            <description>Channel 3 capture/compare interrupt flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH2IF</name>
            <description>Channel 2 capture/compare interrupt flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH1IF</name>
            <description>Channel 1 capture/compare interrupt flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>CH0IF</name>
            <description>Channel 0 capture/compare interrupt flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>UPIF</name>
            <description>Update interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>SWEVG</name>
        <displayName>SWEVG</displayName>
        <description>Software event generation register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRK1G</name>
            <description>BREAK1 event generation</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>BRK0G</name>
            <description>Break0 event generation</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>TRGG</name>
            <description>Trigger event generation</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>CMTG</name>
            <description>Channel commutation event generation</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>CH3G</name>
            <description>Channel 3 capture or compare event generation</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>CH2G</name>
            <description>Channel 2 capture or compare event generation</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>CH1G</name>
            <description>Channel 1 capture or compare event generation</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>CH0G</name>
            <description>Channel 0 capture or compare event generation</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
          <field>
            <name>UPG</name>
            <description>Update event generation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>write-only</access>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Output</name>
        <displayName>CHCTL0_Output</displayName>
        <description> channel control register 0 (output mode) </description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH1COMCTL_3</name>
            <description>Channel 1 compare output control</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMCTL_3</name>
            <description>Channel 0 compare output control </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1COMCEN</name>
            <description>Channel 1 output compare clear enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1COMCTL</name>
            <description>Channel 1 compare output control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH1COMSEN</name>
            <description>Channel 1 output compare shadow enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1MS</name>
            <description>Channel 1 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0COMCEN</name>
            <description>Channel 0 output compare clear enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMCTL</name>
            <description>Channel 0 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH0COMSEN</name>
            <description>Channel 0 compare output shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 I/O mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Input</name>
        <displayName>CHCTL0_Input</displayName>
        <description>channel control register 0 (input mode) </description>
        <alternateRegister>CHCTL0_Output</alternateRegister>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH1CAPFLT</name>
            <description>Channel 1 input capture filter control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH1CAPPSC</name>
            <description>Channel 1 input capture prescaler</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH1MS</name>
            <description>Channel 1 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0CAPFLT</name>
            <description>Channel 0 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH0CAPPSC</name>
            <description>Channel 0 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL1_Output</name>
        <displayName>CHCTL1_Output</displayName>
        <description>channel control register 1 (output mode) </description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH3COMCTL_3</name>
            <description>Channel 3 compare output control</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2COMCTL_3</name>
            <description>Channel 2 compare output control</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>

          <field>
            <name>CH3COMCEN</name>
            <description>Channel 3 output compare clear enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3COMCTL</name>
            <description>Channel 3 compare output control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH3COMSEN</name>
            <description>Channel 3 output compare shadow enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3MS</name>
            <description>Channel 3 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2COMCEN</name>
            <description>Channel 2 output compare clear enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2COMCTL</name>
            <description>Channel 2 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH2COMSEN</name>
            <description>Channel 2 compare output shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2MS</name>
            <description>Channel 2 I/O mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL1_Input</name>
        <displayName>CHCTL1_Input</displayName>
        <description>channel control register 1 (input mode) </description>
        <alternateRegister>CHCTL1_Output</alternateRegister>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH3CAPFLT</name>
            <description>Channel 3 input capture filter control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH3CAPPSC</name>
            <description>Channel 3 input capture prescaler</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH3MS</name>
            <description>Channel 3 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2CAPFLT</name>
            <description>Channel 2 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH2CAPPSC</name>
            <description>Channel 2 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2MS</name>
            <description>Channel 2 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL2</name>
        <displayName>CHCTL2</displayName>
        <description>Channel control register 2</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH4P</name>
            <description>Channel 4 capture/compare function polarity</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH4EN</name>
            <description>Channel 4 capture/compare function enable</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>

          <field>
            <name>CH3NP</name>
            <description>Channel3 complementary output polarity</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3P</name>
            <description>Channel 3 capture/compare function polarity</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3EN</name>
            <description>Channel 3 capture/compare function enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2NP</name>
            <description>Channel 2 complementary output polarity</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2NEN</name>
            <description>Channel 2 complementary output enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2P</name>
            <description>Channel 2 capture/compare function polarity</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2EN</name>
            <description>Channel 2 capture/compare function enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1NP</name>
            <description>Channel 1 complementary output polarity</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1NEN</name>
            <description>Channel 1 complementary output enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1P</name>
            <description>Channel 1 capture/compare function polarity</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1EN</name>
            <description>Channel 1 capture/compare function enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0NP</name>
            <description>Channel 0 complementary output polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0NEN</name>
            <description>Channel 0 complementary output enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0P</name>
            <description>Channel 0 capture/compare function polarity</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0EN</name>
            <description>Channel 0 capture/compare function enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CNT</name>
        <displayName>CNT</displayName>
        <description>counter</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>current counter value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>prescaler</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler value of the counter clock</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CAR</name>
        <displayName>CAR</displayName>
        <description>Counter auto reload register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CARL</name>
            <description>Counter auto reload value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CREP</name>
        <displayName>CREP</displayName>
        <description>Counter repetition register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CREP</name>
            <description>Counter repetition value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CV</name>
        <displayName>CH0CV</displayName>
        <description>Channel 0 capture/compare value register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH0VAL</name>
            <description>Capture or compare value of channel0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1CV</name>
        <displayName>CH1CV</displayName>
        <description>Channel 1 capture/compare value register</description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH1VAL</name>
            <description>Capture or compare value of channel1</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2CV</name>
        <displayName>CH2CV</displayName>
        <description>Channel 2 capture/compare value register</description>
        <addressOffset>0x3C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH2VAL</name>
            <description>Capture or compare value of channel 2</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH3CV</name>
        <displayName>CH3CV</displayName>
        <description>Channel 3 capture/compare value register</description>
        <addressOffset>0x40</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH3VAL</name>
            <description>Capture or compare value of channel 3</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CCHP</name>
        <displayName>CCHP</displayName>
        <description>channel complementary protection register</description>
        <addressOffset>0x44</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>BRK1P</name>
            <description>BREAK1 input signal polarity</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK1EN</name>
            <description>BREAK1 input signal enable</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK1F</name>
            <description>BREAK1 input signal filter</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK0F</name>
            <description>BREAK0 input signal filter</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>POEN</name>
            <description>Primary output enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OAEN</name>
            <description>Output automatic enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKP</name>
            <description>BREAK input signal polarity</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKEN</name>
            <description>BREAK input signal enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ROS</name>
            <description>Run mode off-state configure</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IOS</name>
            <description>Idle mode off-state configure</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PROT</name>
            <description>Complementary register protect control</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>DTCFG</name>
            <description>Dead time configure</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMACFG</name>
        <displayName>DMACFG</displayName>
        <description>DMA configuration register</description>
        <addressOffset>0x48</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMATC</name>
            <description>DMA transfer count</description>
            <bitOffset>8</bitOffset>
            <bitWidth>5</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>DMATA</name>
            <description>DMA transfer access start address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
      <register>
        <name>DMATB</name>
        <displayName>DMATB</displayName>
        <description>DMA transfer buffer register</description>
        <addressOffset>0x4C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>DMATB</name>
            <description>DMA transfer buffer</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL3</name>
        <displayName>CHCTL3</displayName>
        <description>Channel control register 3</description>
        <addressOffset>0x54</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH4COMCTL_3</name>
            <description>Channel 4 compare output control </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH4COMCEN</name>
            <description>Channel 4 output compare clear enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH4COMCTL</name>
            <description>Channel 4 compare output control </description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH4COMSEN</name>
            <description>Channel 4 compare output shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH4COMFEN</name>
            <description>Channel 4 output compare fast enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH4CV</name>
        <displayName>CH4CV</displayName>
        <description>Channel 4 capture/compare value register</description>
        <addressOffset>0x58</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CH4VAL</name>
            <description>Write CHxVAL register selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFCTL0</name>
        <displayName>AFCTL0</displayName>
        <description>TIMERx alternate function control register 0</description>
        <addressOffset>0x5C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000003</resetValue>
        <fields>
          <field>
            <name>ETRSEL</name>
            <description>ETR source selection</description>
            <bitOffset>14</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>BRK0IN1P</name>
            <description>BREAK0 BRKIN1 alternate function input polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK0IN0P</name>
            <description>BREAK0 BRKIN0 alternate function input polarity</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK0IN1EN</name>
            <description>BREAK0 BRKIN1 alternate function input enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK0IN0EN</name>
            <description>BREAK0 BRKIN0 alternate function input enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INSEL</name>
        <displayName>INSEL</displayName>
        <description>input selection register</description>
        <addressOffset>0x68</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CI1_SEL</name>
            <description>TIMER0_CH1 input selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CI0_SEL</name>
            <description>TIMER0_CH0 input selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG</name>
        <displayName>CFG</displayName>
        <description>Configuration register</description>
        <addressOffset>0xFC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000</resetValue>
        <fields>
          <field>
            <name>CHVSEL</name>
            <description>Write CHxVAL register selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OUTSEL</name>
            <description>The output value selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>TIMER13</name>
    <description>General-level0-timers</description>
    <groupName>TIMER</groupName>
    <baseAddress>0x40002000</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>TIMER13</name>
      <value>28</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKDIV</name>
            <description>Clock division</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>ARSE</name>
            <description>Auto-reload shadow enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SPM</name>
            <description>Single pulse mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPS</name>
            <description>Update request source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPDIS</name>
            <description>Update disable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CEN</name>
            <description>Counter enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMAINTEN</name>
        <displayName>DMAINTEN</displayName>
        <description>DMA and interrupt enable register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0IE</name>
            <description>Channel 0 Capture/Compare interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIE</name>
            <description>Update Capture/Compare interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTF</name>
        <displayName>INTF</displayName>
        <description>interrupt flag register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0OF</name>
            <description>Channel 0 Capture overflow flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0IF</name>
            <description>Channel 0 Capture/Compare interrupt flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIF</name>
            <description>Update interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SWEVG</name>
        <displayName>SWEVG</displayName>
        <description>event generation register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0G</name>
            <description>Channel 0 capture or compare event generation</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPG</name>
            <description>Update generation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Output</name>
        <displayName>CHCTL0_Output</displayName>
        <description>Channel control register 0 (output mode)</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0COMCTL</name>
            <description>Channel 0 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH0COMSEN</name>
            <description>Channel 0 output compare shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMFEN</name>
            <description>Channel 0 output compare fast enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Input</name>
        <displayName>CHCTL0_Input</displayName>
        <description>Channel control register 0 (input mode)</description>
        <alternateRegister>CHCTL0_Output</alternateRegister>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0CAPFLT</name>
            <description>Channel 0 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH0CAPPSC</name>
            <description>Channel 0 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL2</name>
        <displayName>CHCTL2</displayName>
        <description>Channel control register 2</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0NP</name>
            <description>Channel 0 complementary output polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0P</name>
            <description>Channel 0 polarity</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0EN</name>
            <description>Channel 0 enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CNT</name>
        <displayName>CNT</displayName>
        <description>Counter register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>current counter value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>Prescaler register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler value of the counter clock</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CAR</name>
        <displayName>CAR</displayName>
        <description>Counter auto reload register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x0000FFFF</resetValue>
        <fields>
          <field>
            <name>CAR</name>
            <description>Low Auto-reload value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CV</name>
        <displayName>CH0CV</displayName>
        <description>Channel 0 capture/compare value register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0VAL</name>
            <description>Capture or compare value of channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INSEL</name>
        <displayName>INSEL</displayName>
        <description>input selection register</description>
        <addressOffset>0x68</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CI0_SEL</name>
            <description>Channel 0 input selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG</name>
        <displayName>CFG</displayName>
        <description>Configuration register</description>
        <addressOffset>0xFC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CHVSEL</name>
            <description>Write CHxVAL register selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>TIMER2</name>
    <description>General-level0-timers</description>
    <groupName>TIMER</groupName>
    <baseAddress>0x40000400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>TIMER2</name>
      <value>27</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKDIV</name>
            <description>Clock division</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>ARSE</name>
            <description>Auto-reload shadow enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CAM</name>
            <description>Counter aligns mode selection</description>
            <bitOffset>5</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>DIR</name>
            <description>Direction</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SPM</name>
            <description>Single pulse mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPS</name>
            <description>Update request source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPDIS</name>
            <description>Update disable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CEN</name>
            <description>Counter enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TI0S</name>
            <description>Channel 0 trigger input selection</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MMC</name>
            <description>Master mode control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>DMAS</name>
            <description>DMA request source selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SMCFG</name>
        <displayName>SMCFG</displayName>
        <description>Slave mode configuration register</description>
        <addressOffset>0x08</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ETP</name>
            <description>External trigger polarity</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SMC1</name>
            <description>Part of SMC for enable External clock mode1</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ETPSC</name>
            <description>External trigger prescaler</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>ETFC</name>
            <description>External trigger filter control</description>
            <bitOffset>8</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>MSM</name>
            <description>Master/Slave mode</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>

        </fields>
      </register>
      <register>
        <name>DMAINTEN</name>
        <displayName>DMAINTEN</displayName>
        <description>DMA and interrupt enable register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TRGDEN</name>
            <description>Trigger DMA request enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3DEN</name>
            <description>Channel 3 Capture/Compare DMA request enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2DEN</name>
            <description>Channel 2 Capture/Compare DMA request enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1DEN</name>
            <description>Channel 1 Capture/Compare DMA request enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0DEN</name>
            <description>Channel 0 Capture/Compare DMA request enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPDEN</name>
            <description>Update DMA request enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TRGIE</name>
            <description>Trigger interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3IE</name>
            <description>Channel 3 Capture/Compare interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2IE</name>
            <description>Channel 2 Capture/Compare interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1IE</name>
            <description>Channel 1 Capture/Compare interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0IE</name>
            <description>Channel 0 Capture/Compare interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIE</name>
            <description>Update Capture/Compare interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTF</name>
        <displayName>INTF</displayName>
        <description>interrupt flag register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH3OF</name>
            <description>Channel 3 Capture overflow flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2OF</name>
            <description>Channel 2 Capture overflow flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1OF</name>
            <description>Channel 1 Capture overflow flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0OF</name>
            <description>Channel 0 Capture overflow flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TRGIF</name>
            <description>Trigger interrupt flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3IF</name>
            <description>Channel 3 Capture/Compare interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2IF</name>
            <description>Channel 2 Capture/Compare interrupt enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1IF</name>
            <description>Channel 1 Capture/Compare interrupt enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0IF</name>
            <description>Channel 0 Capture/Compare interrupt flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIF</name>
            <description>Update interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SWEVG</name>
        <displayName>SWEVG</displayName>
        <description>event generation register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TRGG</name>
            <description>Trigger generation</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3G</name>
            <description>Channel 3 capture or compare event generation</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2G</name>
            <description>Channel 2 capture or compare event generation</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1G</name>
            <description>Channel 1 capture or compare event generation</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0G</name>
            <description>Channel 0 capture or compare event generation</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPG</name>
            <description>Update generation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Output</name>
        <displayName>CHCTL0_Output</displayName>
        <description>Channel control register 0 (output mode)</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH1COMCEN_3</name>
            <description>Channel 1 compare output control </description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMCTL_3</name>
            <description>Channel 0 compare output control </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1COMCEN</name>
            <description>Channel 1 output compare clear enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1COMCTL</name>
            <description>Channel 1 output compare mode</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH1COMSEN</name>
            <description>Channel 1 output compare shadow enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1COMFEN</name>
            <description>Channel 1 output compare fast enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1MS</name>
            <description>Channel 1 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0COMCEN</name>
            <description>Channel 0 output compare clear enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMCTL</name>
            <description>Channel 0 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH0COMSEN</name>
            <description>Channel 0 output compare shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMFEN</name>
            <description>Channel 0 output compare fast enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Input</name>
        <displayName>CHCTL0_Input</displayName>
        <description>Channel control register 0 (input mode)</description>
        <alternateRegister>CHCTL0_Output</alternateRegister>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH1CAPFLT</name>
            <description>Channel 1 input capture filter control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH1CAPPSC</name>
            <description>Channel 1 input capture prescaler</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH1MS</name>
            <description>Channel 1 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0CAPFLT</name>
            <description>Channel 0 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH0CAPPSC</name>
            <description>Channel 0 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL1_Output</name>
        <displayName>CHCTL1_Output</displayName>
        <description>Channel control register 1 (output mode)</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH3COMCTL_3</name>
            <description>Channel 3 compare output control</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2COMCTL_3</name>
            <description>Channel 2 compare output control </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3COMCEN</name>
            <description>Channel 3 output compare clear enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3COMCTL</name>
            <description>Channel 3 compare output control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH3COMSEN</name>
            <description>Channel 3 compare output control</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3COMFEN</name>
            <description>Channel 3 output compare fast enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3MS</name>
            <description>Channel 3 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2COMCEN</name>
            <description>Channel 2 output compare clear enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2COMCTL</name>
            <description>Channel 2 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH2COMSEN</name>
            <description>Channel 2 output compare shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2COMFEN</name>
            <description>Channel 2 output compare fast enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2MS</name>
            <description>Channel 2 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL1_Input</name>
        <displayName>CHCTL1_Input</displayName>
        <description>Channel control register 1 (input mode)</description>
        <alternateRegister>CHCTL1_Output</alternateRegister>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH3CAPFLT</name>
            <description>Channel 3 input capture filter control</description>
            <bitOffset>12</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH3CAPPSC</name>
            <description>Channel 3 input capture prescaler</description>
            <bitOffset>10</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH3MS</name>
            <description>Channel 3 mode selection</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2CAPFLT</name>
            <description>Channel 2 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH2CAPPSC</name>
            <description>Channel 2 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH2MS</name>
            <description>Channel 2 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL2</name>
        <displayName>CHCTL2</displayName>
        <description>Channel control register 2</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH3NP</name>
            <description>Channel 3 complementary output polarity</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3P</name>
            <description>Channel 3 polarity</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH3EN</name>
            <description>Channel 3 enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2NP</name>
            <description>Channel 2 complementary output polarity</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2P</name>
            <description>Channel 2 polarity</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH2EN</name>
            <description>Channel 2 enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1NP</name>
            <description>Channel 1 complementary output polarity</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1P</name>
            <description>Channel 1 polarity</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH1EN</name>
            <description>Channel 1 enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0NP</name>
            <description>Channel 0 complementary output polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0P</name>
            <description>Channel 0 polarity</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0EN</name>
            <description>Channel 0 enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CNT</name>
        <displayName>CNT</displayName>
        <description>Counter register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>current counter value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>Prescaler register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler value of the counter clock</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CAR</name>
        <displayName>CAR</displayName>
        <description>Counter auto reload register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CAR</name>
            <description>Low Auto-reload value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CV</name>
        <displayName>CH0CV</displayName>
        <description>Channel 0 capture/compare value register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0VAL</name>
            <description>Capture or compare value of channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH1CV</name>
        <displayName>CH1CV</displayName>
        <description>Channel 1 capture/compare value register</description>
        <addressOffset>0x38</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH1VAL</name>
            <description>Capture or compare value of channel 1</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH2CV</name>
        <displayName>CH2CV</displayName>
        <description>Channel 2 capture/compare value registerV</description>
        <addressOffset>0x3C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH2VAL</name>
            <description>Capture or compare value of channel 2</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH3CV</name>
        <displayName>CH3CV</displayName>
        <description>Channel 3 capture/compare value register</description>
        <addressOffset>0x40</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH3VAL</name>
            <description>Capture or compare value of channel 3</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMACFG</name>
        <displayName>DMACFG</displayName>
        <description>DMA configuration register</description>
        <addressOffset>0x48</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMATC</name>
            <description>DMA transfer count</description>
            <bitOffset>8</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>DMATA</name>
            <description>DMA transfer access start address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMATB</name>
        <displayName>DMATB</displayName>
        <description>DMA Transfer buffer register</description>
        <addressOffset>0x4C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMATB</name>
            <description>DMA transfer</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG</name>
        <displayName>CFG</displayName>
        <description>Configuration register</description>
        <addressOffset>0xFC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CHVSEL</name>
            <description>Write CHxVAL register selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>TIMER15</name>
    <description>General-level4-timers</description>
    <groupName>TIMER</groupName>
    <baseAddress>0x40014400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>TIMER15</name>
      <value>29</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CKDIV</name>
            <description>Clock division</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>ARSE</name>
            <description>Auto-reload shadow enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SPM</name>
            <description>Single pulse mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPS</name>
            <description>Update request source</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPDIS</name>
            <description>Update disable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CEN</name>
            <description>Counter enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>control register 1</description>
        <addressOffset>0x04</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ISO0N</name>
            <description>Idle state of channel 0 complementary output</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ISO0</name>
            <description>Idle state of channel 0 output</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DMAS</name>
            <description>DMA request source selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CCUC</name>
            <description>Commutation control shadow register update control</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CCSE</name>
            <description>Commutation control shadow enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMAINTEN</name>
        <displayName>DMAINTEN</displayName>
        <description>DMA and interrupt enable register</description>
        <addressOffset>0x0C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0DEN</name>
            <description>Channel 0 Capture/Compare DMA request enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPDEN</name>
            <description>Update DMA request enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKIE</name>
            <description>Break interrupt enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMTIE</name>
            <description>Commutation interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0IE</name>
            <description>Channel 0 Capture/Compare interrupt enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIE</name>
            <description>Update Capture/Compare interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTF</name>
        <displayName>INTF</displayName>
        <description>interrupt flag register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0OF</name>
            <description>Channel 0 Capture overflow flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKIF</name>
            <description>Break interrupt flag</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMTIF</name>
            <description>Channel commutation interrupt flag</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0IF</name>
            <description>Channel 0 Capture/Compare interrupt flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPIF</name>
            <description>Update interrupt flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SWEVG</name>
        <displayName>SWEVG</displayName>
        <description>event generation register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRKG</name>
            <description>Break event generation</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CMTG</name>
            <description>Channel commutation event generation</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0G</name>
            <description>Channel 0 capture or compare event generation</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UPG</name>
            <description>Update generation</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Output</name>
        <displayName>CHCTL0_Output</displayName>
        <description>Channel control register 0 (output mode)</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0COMCTL</name>
            <description>Channel 0 compare output control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>CH0COMSEN</name>
            <description>Channel 0 output compare shadow enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0COMFEN</name>
            <description>Channel 0 output compare fast enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL0_Input</name>
        <displayName>CHCTL0_Input</displayName>
        <description>Channel control register 0 (input mode)</description>
        <alternateRegister>CHCTL0_Output</alternateRegister>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0CAPFLT</name>
            <description>Channel 0 input capture filter control</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>CH0CAPPSC</name>
            <description>Channel 0 input capture prescaler</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CH0MS</name>
            <description>Channel 0 mode selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHCTL2</name>
        <displayName>CHCTL2</displayName>
        <description>Channel control register 2</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0NP</name>
            <description>Channel 0 complementary output polarity</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0NEN</name>
            <description>Channel 0 complementary output enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0P</name>
            <description>Channel 0 polarity</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CH0EN</name>
            <description>Channel 0 enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CNT</name>
        <displayName>CNT</displayName>
        <description>Counter register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CNT</name>
            <description>current counter value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PSC</name>
        <displayName>PSC</displayName>
        <description>Prescaler register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler value of the counter clock</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CAR</name>
        <displayName>CAR</displayName>
        <description>Counter auto reload register</description>
        <addressOffset>0x2C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CARL</name>
            <description>Counter auto reload value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CREP</name>
        <displayName>CREP</displayName>
        <description>Counter repetition register</description>
        <addressOffset>0x30</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CREP</name>
            <description>Counter repetition value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CH0CV</name>
        <displayName>CH0CV</displayName>
        <description>Channel 0 capture/compare value register</description>
        <addressOffset>0x34</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CH0VAL</name>
            <description>Capture or compare value of channel 0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CCHP</name>
        <displayName>CCHP</displayName>
        <description>Complementary channel protection register</description>
        <addressOffset>0x44</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRK0F</name>
            <description>BREAK0 input signal filter</description>
            <bitOffset>16</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>POEN</name>
            <description>Primary output enable</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OAEN</name>
            <description>Output automatic enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKP</name>
            <description>Break polarity</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRKEN</name>
            <description>Break enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ROS</name>
            <description>Run mode off-state enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IOS</name>
            <description>Idle mode off-state enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PROT</name>
            <description>Complementary register protect control</description>
            <bitOffset>8</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>DTCFG</name>
            <description>Dead time configure</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMACFG</name>
        <displayName>DMACFG</displayName>
        <description>DMA configuration register</description>
        <addressOffset>0x48</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMATC</name>
            <description>DMA transfer count</description>
            <bitOffset>8</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>DMATA</name>
            <description>DMA transfer access start address</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>DMATB</name>
        <displayName>DMATB</displayName>
        <description>DMA Transfer buffer register</description>
        <addressOffset>0x4C</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DMATB</name>
            <description>DMA transfer</description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>AFCTL0</name>
        <displayName>AFCTL0</displayName>
        <description>TIMERx alternate function control register 0</description>
        <addressOffset>0x50</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRK0IN0P</name>
            <description>BREAK0 BRKIN0 alternate function input polarity</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BRK0IN0EN</name>
            <description>BREAK0 BRKIN0 alternate function input enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INSEL</name>
        <displayName>INSEL</displayName>
        <description>input selection register</description>
        <addressOffset>0x68</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CI0_RMP</name>
            <description>Channel 0 input selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CFG</name>
        <displayName>CFG</displayName>
        <description>Configuration register</description>
        <addressOffset>0xFC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>CHVSEL</name>
            <description>Write CHxVAL register selection</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OUTSEL</name>
            <description>The output value selection</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral derivedFrom="TIMER15">
    <name>TIMER16</name>
    <groupName>TIMER</groupName>
    <baseAddress>0x40014800</baseAddress>
    <interrupt>
      <name>TIMER16</name>
      <value>30</value>
    </interrupt>
  </peripheral>
  <peripheral>
    <name>USART0</name>
    <description>Universal synchronous asynchronous receiver transmitter</description>
    <groupName>USART</groupName>
    <baseAddress>0x40013800</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>USART0</name>
      <value>14</value>
    </interrupt>
    <interrupt>
      <name>USART0_WAKE</name>
      <value>38</value>
    </interrupt>
    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DEA</name>
            <description>Driver Enable assertion time</description>
            <bitOffset>21</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>DED</name>
            <description>Driver Enable deassertion time</description>
            <bitOffset>16</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>OVSMOD</name>
            <description>Oversampling mode</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMIE</name>
            <description>Character match interrupt enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MEN</name>
            <description>Mute mode enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WL</name>
            <description>Word length</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WM</name>
            <description>Receiver wakeup method</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PCEN</name>
            <description>Parity control enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PM</name>
            <description>Parity selection</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PERRIE</name>
            <description>PE interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TBEIE</name>
            <description>interrupt enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCIE</name>
            <description>Transmission complete interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNEIE</name>
            <description>RXNE interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEIE</name>
            <description>IDLE interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TEN</name>
            <description>Transmitter enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REN</name>
            <description>Receiver enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UEN</name>
            <description>USART enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ADDR</name>
            <description>Address of the USART terminal</description>
            <bitOffset>24</bitOffset>
            <bitWidth>8</bitWidth>
          </field>

          <field>
            <name>MSBF</name>
            <description>Most significant bit first</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DINV</name>
            <description>Data bit level inversion</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TINV</name>
            <description>TX pin active level inversion</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RINV</name>
            <description>RX pin active level inversion</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STRP</name>
            <description>Swap TX/RX pins</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STB</name>
            <description>STOP bits</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CPL</name>
            <description>Clock polarity</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPH</name>
            <description>Clock phase</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CLEN</name>
            <description>Last bit clock pulse</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDM</name>
            <description>7-bit Address Detection/4-bit Address Detection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL2</name>
        <displayName>CTL2</displayName>
        <description>Control register 2</description>
        <addressOffset>0x8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>DEP</name>
            <description>Driver enable polarity selection</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DEM</name>
            <description>Driver enable mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DDRE</name>
            <description>DMA Disable on Reception error</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OVRD</name>
            <description>Overrun Disable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSB</name>
            <description>One sample bit method enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSIE</name>
            <description>CTS interrupt enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSEN</name>
            <description>CTS enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RTSEN</name>
            <description>RTS enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENT</name>
            <description>DMA enable transmitter</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENR</name>
            <description>DMA enable receiver</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HDEN</name>
            <description>Half-duplex selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IRLP</name>
            <description>IrDA low-power</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BAUD</name>
        <displayName>BAUD</displayName>
        <description>Baud rate register</description>
        <addressOffset>0xC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRR_INT</name>
            <description>integer of baud-rate divider</description>
            <bitOffset>4</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
          <field>
            <name>BRR_FRA</name>
            <description>integer of baud-rate divider</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GP</name>
        <displayName>GP</displayName>
        <description>Guard time and prescaler register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>GUAT</name>
            <description>Guard time value</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>PSC</name>
            <description>Prescaler value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RT</name>
        <displayName>RT</displayName>
        <description>Receiver timeout register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BL</name>
            <description>Block Length</description>
            <bitOffset>24</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>RT</name>
            <description>Receiver timeout value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>24</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CMD</name>
        <displayName>CMD</displayName>
        <description>Command register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RXFCMD</name>
            <description>Receive data flush request</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MMCMD</name>
            <description>Mute mode request</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SBKCMD</name>
            <description>Send break request</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>

        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Interrupt &amp; status register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x000000C0</resetValue>
        <fields>
          <field>
            <name>REA</name>
            <description>Receive enable acknowledge flag</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TEA</name>
            <description>Transmit enable acknowledge flag</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RWU</name>
            <description>Receiver wakeup from Mute mode</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SBF</name>
            <description>Send break flag</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMF</name>
            <description>character match flag</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BSY</name>
            <description>Busy flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTS</name>
            <description>CTS flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSF</name>
            <description>CTS interrupt flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TBE</name>
            <description>Transmit data register empty</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TC</name>
            <description>Transmission complete</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNE</name>
            <description>Read data register not empty</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEF</name>
            <description>Idle line detected</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ORERR</name>
            <description>Overrun error</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NERR</name>
            <description>Noise detected flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FERR</name>
            <description>Framing error</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PERR</name>
            <description>Parity error</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTC</name>
        <displayName>INTC</displayName>
        <description>Interrupt flag clear register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WUC</name>
            <description>Wakeup from Stop mode clear flag</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMC</name>
            <description>Character match clear flag</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSC</name>
            <description>CTS clear flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCC</name>
            <description>Transmission complete clear flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEC</name>
            <description>Idle line detected clear flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OREC</name>
            <description>Overrun error clear flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NEC</name>
            <description>Noise detected clear flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FEC</name>
            <description>Frame error clear flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PEC</name>
            <description>Parity error clear flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RDATA</name>
        <displayName>RDATA</displayName>
        <description>Receive data register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RDATA</name>
            <description>Receive data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TDATA</name>
        <displayName>TDATA</displayName>
        <description>Transmit data register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TDATA</name>
            <description>Transmit data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHC</name>
        <displayName>CHC</displayName>
        <description> coherence control register</description>
        <addressOffset>0xC0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EPERR</name>
            <description>Early parity error flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HCM</name>
            <description>Hardware flow control coherence mode</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RFCS</name>
        <displayName>RFCS</displayName>
        <description>USART receive FIFO control and status register</description>
        <addressOffset>0xD0</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000400</resetValue>
        <fields>
          <field>
            <name>RFFINT</name>
            <description>Receive FIFO full interrupt flag</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RFCNT</name>
            <description>Receive FIFO count number</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFF</name>
            <description>Receive FIFO full flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFE</name>
            <description>Receive FIFO empty flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFFIE</name>
            <description>Receive FIFO full interrupt enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RFEN</name>
            <description>Receive FIFO enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral>
    <name>USART1</name>
    <description>Universal synchronous asynchronous receiver transmitter</description>
    <groupName>USART</groupName>
    <baseAddress>0x40004400</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>USART1</name>
      <value>15</value>
    </interrupt>

    <registers>
      <register>
        <name>CTL0</name>
        <displayName>CTL0</displayName>
        <description>Control register 0</description>
        <addressOffset>0x0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EBIE</name>
            <description>End of Block interrupt enable</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RTIE</name>
            <description>Receiver timeout interrupt enable</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DEA</name>
            <description>Driver Enable assertion time</description>
            <bitOffset>21</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>DED</name>
            <description>Driver Enable deassertion time</description>
            <bitOffset>16</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>OVSMOD</name>
            <description>Oversampling mode</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMIE</name>
            <description>Character match interrupt enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MEN</name>
            <description>Mute mode enable</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WL</name>
            <description>Word length</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WM</name>
            <description>Receiver wakeup method</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PCEN</name>
            <description>Parity control enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PM</name>
            <description>Parity selection</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PERRIE</name>
            <description>PE interrupt enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TBEIE</name>
            <description>interrupt enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCIE</name>
            <description>Transmission complete interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNEIE</name>
            <description>RXNE interrupt enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEIE</name>
            <description>IDLE interrupt enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TEN</name>
            <description>Transmitter enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>REN</name>
            <description>Receiver enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UESM</name>
            <description>USART enable in Stop mode</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>UEN</name>
            <description>USART enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL1</name>
        <displayName>CTL1</displayName>
        <description>Control register 1</description>
        <addressOffset>0x4</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>ADDR</name>
            <description>Address of the USART terminal</description>
            <bitOffset>24</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>RTEN</name>
            <description>Receiver timeout enable</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>

          <field>
            <name>MSBF</name>
            <description>Most significant bit first</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DINV</name>
            <description>Data bit level inversion</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TINV</name>
            <description>TX pin active level inversion</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RINV</name>
            <description>RX pin active level inversion</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STRP</name>
            <description>Swap TX/RX pins</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LMEN</name>
            <description>LIN mode enable</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>STB</name>
            <description>STOP bits</description>
            <bitOffset>12</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>CKEN</name>
            <description>Clock enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPL</name>
            <description>Clock polarity</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPH</name>
            <description>Clock phase</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CLEN</name>
            <description>Last bit clock pulse</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LBDIE</name>
            <description>LIN break detection interrupt enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LBLEN</name>
            <description>LIN break detection length</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ADDM</name>
            <description>7-bit Address Detection/4-bit Address Detection</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CTL2</name>
        <displayName>CTL2</displayName>
        <description>Control register 2</description>
        <addressOffset>0x8</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WUIE</name>
            <description>Wakeup from Stop mode interrupt enable</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WUM</name>
            <description>Wakeup from Stop mode interrupt flag selection</description>
            <bitOffset>20</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>SCRTNUM</name>
            <description>Smartcard auto-retry count</description>
            <bitOffset>17</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>DEP</name>
            <description>Driver enable polarity selection</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DEM</name>
            <description>Driver enable mode</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DDRE</name>
            <description>DMA Disable on Reception error</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OVRD</name>
            <description>Overrun Disable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OSB</name>
            <description>One sample bit method enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSIE</name>
            <description>CTS interrupt enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSEN</name>
            <description>CTS enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RTSEN</name>
            <description>RTS enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENT</name>
            <description>DMA enable transmitter</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DENR</name>
            <description>DMA enable receiver</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SCEN</name>
            <description>Smartcard mode enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NKEN</name>
            <description>Smartcard NACK enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HDEN</name>
            <description>Half-duplex selection</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IRLP</name>
            <description>IrDA low-power</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IREN</name>
            <description>IrDA mode enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERRIE</name>
            <description>Error interrupt enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BAUD</name>
        <displayName>BAUD</displayName>
        <description>Baud rate register</description>
        <addressOffset>0xC</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BRR_INT</name>
            <description>integer of baud-rate divider</description>
            <bitOffset>4</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
          <field>
            <name>BRR_FRA</name>
            <description>integer of baud-rate divider</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GP</name>
        <displayName>GP</displayName>
        <description>Guard time and prescaler register</description>
        <addressOffset>0x10</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>GUAT</name>
            <description>Guard time value</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>PSC</name>
            <description>Prescaler value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RT</name>
        <displayName>RT</displayName>
        <description>Receiver timeout register</description>
        <addressOffset>0x14</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>BL</name>
            <description>Block Length</description>
            <bitOffset>24</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>RT</name>
            <description>Receiver timeout value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>24</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CMD</name>
        <displayName>CMD</displayName>
        <description>Command register</description>
        <addressOffset>0x18</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TXFCMD</name>
            <description>Transmit data flush request</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RXFCMD</name>
            <description>Receive data flush request</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MMCMD</name>
            <description>Mute mode request</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SBKCMD</name>
            <description>Send break request</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>STAT</name>
        <displayName>STAT</displayName>
        <description>Interrupt &amp; status register</description>
        <addressOffset>0x1C</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x000000C0</resetValue>
        <fields>
          <field>
            <name>REA</name>
            <description>Receive enable acknowledge flag</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TEA</name>
            <description>Transmit enable acknowledge flag</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>WUF</name>
            <description>Wakeup from Stop mode flag</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RWU</name>
            <description>Receiver wakeup from Mute mode</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SBF</name>
            <description>Send break flag</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMF</name>
            <description>character match flag</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BSY</name>
            <description>Busy flag</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>EBF</name>
            <description>End of block flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RTF</name>
            <description>Receiver timeout</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTS</name>
            <description>CTS flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSF</name>
            <description>CTS interrupt flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LBDF</name>
            <description>LIN break detection flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TBE</name>
            <description>Transmit data register empty</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TC</name>
            <description>Transmission complete</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RBNE</name>
            <description>Read data register not empty</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEF</name>
            <description>Idle line detected</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ORERR</name>
            <description>Overrun error</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NERR</name>
            <description>Noise detected flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FERR</name>
            <description>Framing error</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PERR</name>
            <description>Parity error</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>INTC</name>
        <displayName>INTC</displayName>
        <description>Interrupt flag clear register</description>
        <addressOffset>0x20</addressOffset>
        <size>0x20</size>
        <access>write-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>WUC</name>
            <description>Wakeup from Stop mode clear flag</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AMC</name>
            <description>Character match clear flag</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>EBC</name>
            <description>End of timeout clear flag</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RTC</name>
            <description>Receiver timeout clear flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CTSC</name>
            <description>CTS clear flag</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LBDC</name>
            <description>LIN break detection clear flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TCC</name>
            <description>Transmission complete clear flag</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IDLEC</name>
            <description>Idle line detected clear flag</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>OREC</name>
            <description>Overrun error clear flag</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>NEC</name>
            <description>Noise detected clear flag</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FEC</name>
            <description>Frame error clear flag</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PEC</name>
            <description>Parity error clear flag</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RDATA</name>
        <displayName>RDATA</displayName>
        <description>Receive data register</description>
        <addressOffset>0x24</addressOffset>
        <size>0x20</size>
        <access>read-only</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>RDATA</name>
            <description>Receive data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>TDATA</name>
        <displayName>TDATA</displayName>
        <description>Transmit data register</description>
        <addressOffset>0x28</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>TDATA</name>
            <description>Transmit data value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CHC</name>
        <displayName>CHC</displayName>
        <description> coherence control register</description>
        <addressOffset>0xC0</addressOffset>
        <size>0x20</size>
        <access>read-write</access>
        <resetValue>0x00000000</resetValue>
        <fields>
          <field>
            <name>EPERR</name>
            <description>Early parity error flag</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HCM</name>
            <description>Hardware flow control coherence mode</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RFCS</name>
        <displayName>RFCS</displayName>
        <description>USART receive FIFO control and status register</description>
        <addressOffset>0xD0</addressOffset>
        <size>0x20</size>
        <resetValue>0x00000400</resetValue>
        <fields>
          <field>
            <name>RFFINT</name>
            <description>Receive FIFO full interrupt flag</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RFCNT</name>
            <description>Receive FIFO count number</description>
            <bitOffset>12</bitOffset>
            <bitWidth>3</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFF</name>
            <description>Receive FIFO full flag</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFE</name>
            <description>Receive FIFO empty flag</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
          </field>
          <field>
            <name>RFFIE</name>
            <description>Receive FIFO full interrupt enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>RFEN</name>
            <description>Receive FIFO enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
          <field>
            <name>ELNACK</name>
            <description>Early NKEN when smartcard mode is selected</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-write</access>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <peripheral derivedFrom="USART1">
    <name>USART2</name>
    <description>Universal synchronous asynchronous receiver transmitter</description>
    <groupName>USART</groupName>
    <baseAddress>0x40004800</baseAddress>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <interrupt>
      <name>USART2</name>
      <value>16</value>
    </interrupt>

  </peripheral>
</peripherals>
</device>