<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PCOCD-P4-9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="practical.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="practical.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="practical.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="practical.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="practical.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="practical.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="practical.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="practical.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="practical.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="practical.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="practical.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="practical.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="practical.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="practical.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="practical.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="practical.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="practical.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="practical.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="practical.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="practical.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="practical.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="practical.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="practical.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="practical_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="practical_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="practical_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="practical_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="practical_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="practical_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="practical_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="practical_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="practical_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="practical_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="practical_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="practical_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="practical_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="practical_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="practical_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="practical_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="practical_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="practical_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="practical_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1626193672" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1626193672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626183038" xil_pn:in_ck="4762339749284074704" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1626183038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bac.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dt_encoder.v"/>
      <outfile xil_pn:name="dt_mux.v"/>
      <outfile xil_pn:name="dynamic_scanner.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gpr.v"/>
      <outfile xil_pn:name="ifu.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="macro.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="multi_dt.v"/>
      <outfile xil_pn:name="overall.v"/>
      <outfile xil_pn:name="practical.v"/>
      <outfile xil_pn:name="reg32.v"/>
      <outfile xil_pn:name="revert32.v"/>
      <outfile xil_pn:name="smoke.v"/>
      <outfile xil_pn:name="smoke_test.v"/>
      <outfile xil_pn:name="tc.v"/>
    </transform>
    <transform xil_pn:end_ts="1626193672" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7752007756378943177" xil_pn:start_ts="1626193672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626193672" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6668442687853381497" xil_pn:start_ts="1626193672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626193672" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6465672686741838649" xil_pn:start_ts="1626193672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626183038" xil_pn:in_ck="4762339749284074704" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1626183038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bac.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="dt_encoder.v"/>
      <outfile xil_pn:name="dt_mux.v"/>
      <outfile xil_pn:name="dynamic_scanner.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gpr.v"/>
      <outfile xil_pn:name="ifu.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="macro.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="multi_dt.v"/>
      <outfile xil_pn:name="overall.v"/>
      <outfile xil_pn:name="practical.v"/>
      <outfile xil_pn:name="reg32.v"/>
      <outfile xil_pn:name="revert32.v"/>
      <outfile xil_pn:name="smoke.v"/>
      <outfile xil_pn:name="smoke_test.v"/>
      <outfile xil_pn:name="tc.v"/>
    </transform>
    <transform xil_pn:end_ts="1626183043" xil_pn:in_ck="4762339749284074704" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4843064246946806481" xil_pn:start_ts="1626183038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="practical_test_beh.prj"/>
      <outfile xil_pn:name="practical_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1626183043" xil_pn:in_ck="-3109713276296378602" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1629003420059879596" xil_pn:start_ts="1626183043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="practical_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3811351353357722152" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6465672686741838649" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1792653004661554070" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626198684" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3195105810561164925" xil_pn:start_ts="1626198684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626199650" xil_pn:in_ck="4762339749284074704" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1746081802398472216" xil_pn:start_ts="1626199600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="practical.lso"/>
      <outfile xil_pn:name="practical.ngc"/>
      <outfile xil_pn:name="practical.ngr"/>
      <outfile xil_pn:name="practical.prj"/>
      <outfile xil_pn:name="practical.stx"/>
      <outfile xil_pn:name="practical.syr"/>
      <outfile xil_pn:name="practical.xst"/>
      <outfile xil_pn:name="practical_test_beh.prj"/>
      <outfile xil_pn:name="practical_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1626198733" xil_pn:in_ck="8251310728847655455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119192512410131947" xil_pn:start_ts="1626198733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626199656" xil_pn:in_ck="-1047808420981358696" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1444284404218178874" xil_pn:start_ts="1626199650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="practical.bld"/>
      <outfile xil_pn:name="practical.ngd"/>
      <outfile xil_pn:name="practical_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1626199681" xil_pn:in_ck="-1347686648661509831" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1626199656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="practical.pcf"/>
      <outfile xil_pn:name="practical_map.map"/>
      <outfile xil_pn:name="practical_map.mrp"/>
      <outfile xil_pn:name="practical_map.ncd"/>
      <outfile xil_pn:name="practical_map.ngm"/>
      <outfile xil_pn:name="practical_map.xrpt"/>
      <outfile xil_pn:name="practical_summary.xml"/>
      <outfile xil_pn:name="practical_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1626199740" xil_pn:in_ck="2851048373993927922" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1626199681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="practical.ncd"/>
      <outfile xil_pn:name="practical.pad"/>
      <outfile xil_pn:name="practical.par"/>
      <outfile xil_pn:name="practical.ptwx"/>
      <outfile xil_pn:name="practical.unroutes"/>
      <outfile xil_pn:name="practical.xpi"/>
      <outfile xil_pn:name="practical_pad.csv"/>
      <outfile xil_pn:name="practical_pad.txt"/>
      <outfile xil_pn:name="practical_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1626199757" xil_pn:in_ck="8251310728847647830" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1626199740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="practical.bgn"/>
      <outfile xil_pn:name="practical.bit"/>
      <outfile xil_pn:name="practical.drc"/>
      <outfile xil_pn:name="practical.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1626199772" xil_pn:in_ck="8251310728847634976" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1626199757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626199740" xil_pn:in_ck="1342751257699336757" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1626199735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="practical.twr"/>
      <outfile xil_pn:name="practical.twx"/>
    </transform>
  </transforms>

</generated_project>
