# do fifo.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:36:51 on Jun 02,2018
# vlog -work work fifo.vo 
# -- Compiling module FIFOBuffer
# 
# Top level modules:
# 	FIFOBuffer
# End time: 19:36:51 on Jun 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 19:36:51 on Jun 02,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module FIFOBuffer_vlg_sample_tst
# -- Compiling module FIFOBuffer_vlg_check_tst
# -- Compiling module FIFOBuffer_vlg_vec_tst
# 
# Top level modules:
# 	FIFOBuffer_vlg_vec_tst
# End time: 19:36:51 on Jun 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "fifo.do" 
# Start time: 19:36:51 on Jun 02,2018
# Loading work.FIFOBuffer_vlg_vec_tst
# Loading work.FIFOBuffer
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading work.FIFOBuffer_vlg_sample_tst
# Loading work.FIFOBuffer_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform1.vwf.vt(435)
#    Time: 1 us  Iteration: 0  Instance: /FIFOBuffer_vlg_vec_tst/tb_out
# End time: 19:36:51 on Jun 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
