0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-1/3-1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-1/Clock_Divider_t.v,1697702373,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-1/Lab3_Clock_Divider.v,Clock_Divider_t,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-1/Lab3_Clock_Divider.v,1697705675,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-1/Clock_Divider_t.v,,Clock_Divider,,,,,,,,
