/home/vsm2/coursework/ECE511/gem5_master/src/sim/mem_state.hh