###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID ug179.eecg)
#  Generated on:      Sun Mar 29 22:42:55 2015
#  Command:           defOut -floorplan -netlist -routing control.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN control ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 151.694 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 65.800 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 154194 68300 ) ;

ROW CORE_ROW_0 CORE 2800 2800 N DO 106 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_1 CORE 2800 15400 FS DO 106 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_2 CORE 2800 28000 N DO 106 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_3 CORE 2800 40600 FS DO 106 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_4 CORE 2800 53200 N DO 106 BY 1 STEP 1400 0
 ;

TRACKS X 700 DO 110 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 110 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 110 STEP 1400 LAYER met1 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met1 ;

GCELLGRID Y 68301 DO 1 STEP 18226 ;
GCELLGRID Y 50075 DO 1 STEP 25000 ;
GCELLGRID Y -1 DO 2 STEP 25076 ;
GCELLGRID X 154195 DO 1 STEP 29120 ;
GCELLGRID X 50075 DO 4 STEP 25000 ;
GCELLGRID X -1 DO 2 STEP 25076 ;

COMPONENTS 76 ;
- aaddr_reg\[0\] latsp2 + PLACED ( 42000 40600 ) FS
 ;
- aaddr_reg\[1\] latsp2 + PLACED ( 26600 28000 ) N
 ;
- opsel_reg\[0\] latsp2 + PLACED ( 78400 2800 ) FN
 ;
- opsel_reg\[1\] latsp2 + PLACED ( 95200 2800 ) FN
 ;
- baddr_reg\[0\] latsp2 + PLACED ( 35000 53200 ) N
 ;
- baddr_reg\[1\] latsp2 + PLACED ( 14000 53200 ) N
 ;
- U16 invp3 + PLACED ( 60200 15400 ) S
 ;
- U17 invp3 + PLACED ( 42000 15400 ) FS
 ;
- U18 invp3 + PLACED ( 30800 15400 ) S
 ;
- U19 invp3 + PLACED ( 19600 15400 ) S
 ;
- U21 an2p3 + PLACED ( 89600 15400 ) FS
 ;
- U22 invp3 + PLACED ( 85400 15400 ) FS
 ;
- U53 an2p3 + PLACED ( 106400 28000 ) FN
 ;
- U54 an2p3 + PLACED ( 112000 53200 ) FN
 ;
- U55 or2p1 + PLACED ( 23800 40600 ) S
 ;
- U56 or2p1 + PLACED ( 54600 28000 ) N
 ;
- U57 or2p1 + PLACED ( 43400 28000 ) FN
 ;
- U58 or2p1 + PLACED ( 60200 28000 ) N
 ;
- U59 or2p1 + PLACED ( 36400 40600 ) S
 ;
- U60 or2p1 + PLACED ( 49000 28000 ) FN
 ;
- U61 or2p1 + PLACED ( 65800 53200 ) N
 ;
- U62 or2p1 + PLACED ( 65800 28000 ) N
 ;
- opcode_reg\[0\] latrp1 + PLACED ( 86800 40600 ) FS
 ;
- opcode_reg\[1\] latrp1 + PLACED ( 103600 40600 ) FS
 ;
- shctl_reg\[0\] latrp1 + PLACED ( 2800 28000 ) FN
 ;
- shctl_reg\[1\] latrp1 + PLACED ( 2800 2800 ) FN
 ;
- waddr_reg\[0\] latrp1 + PLACED ( 47600 2800 ) FN
 ;
- waddr_reg\[1\] latrp1 + PLACED ( 2800 15400 ) FS
 ;
- opcode_reg\[2\] latrp1 + PLACED ( 78400 28000 ) N
 ;
- U70 no2p2 + PLACED ( 9800 40600 ) FS
 ;
- U71 invp6 + PLACED ( 7000 53200 ) N
 ;
- U72 no2p2 + PLACED ( 29400 40600 ) FS
 ;
- U73 invp6 + PLACED ( 16800 40600 ) FS
 ;
- U74 no2p2 + PLACED ( 58800 40600 ) FS
 ;
- U75 invp6 + PLACED ( 65800 40600 ) S
 ;
- U76 no2p2 + PLACED ( 72800 40600 ) S
 ;
- U77 invp6 + PLACED ( 79800 40600 ) S
 ;
- U78 no2p2 + PLACED ( 19600 28000 ) FN
 ;
- U79 invp6 + PLACED ( 2800 40600 ) FS
 ;
- U80 no2p2 + PLACED ( 35000 15400 ) S
 ;
- U81 invp6 + PLACED ( 23800 15400 ) FS
 ;
- U82 no2p2 + PLACED ( 64400 15400 ) S
 ;
- U83 invp6 + PLACED ( 71400 15400 ) S
 ;
- U84 no2p2 + PLACED ( 71400 28000 ) N
 ;
- U85 invp6 + PLACED ( 78400 15400 ) S
 ;
- U86 na3p3 + PLACED ( 19600 2800 ) FN
 ;
- U87 na3p3 + PLACED ( 33600 2800 ) FN
 ;
- U88 na3p3 + PLACED ( 46200 15400 ) S
 ;
- U89 na2p3 + PLACED ( 112000 2800 ) FN
 ;
- U90 na2p3 + PLACED ( 107800 15400 ) S
 ;
- U91 na2p3 + PLACED ( 123200 2800 ) FN
 ;
- U92 na3p2 + PLACED ( 140000 2800 ) FN
 ;
- U93 na3p2 + PLACED ( 116200 15400 ) S
 ;
- U94 na3p2 + PLACED ( 95200 28000 ) FN
 ;
- U95 na3p2 + PLACED ( 96600 15400 ) S
 ;
- U96 no3p1 + PLACED ( 134400 40600 ) S
 ;
- U97 na2p1 + PLACED ( 145600 28000 ) FN
 ;
- U98 invp1 + PLACED ( 131600 40600 ) FS
 ;
- U99 na2p1 + PLACED ( 130200 28000 ) N
 ;
- U100 invp1 + PLACED ( 140000 15400 ) S
 ;
- U101 invp1 + PLACED ( 120400 2800 ) FN
 ;
- U102 na3p1 + PLACED ( 140000 28000 ) N
 ;
- U103 na3p1 + PLACED ( 120400 40600 ) FS
 ;
- U104 na3p1 + PLACED ( 126000 40600 ) FS
 ;
- U105 na2p1 + PLACED ( 134400 28000 ) FN
 ;
- U106 invp1 + PLACED ( 117600 28000 ) N
 ;
- U107 or2p1 + PLACED ( 140000 53200 ) N
 ;
- U108 invp1 + PLACED ( 131600 15400 ) S
 ;
- U109 na3p3 + PLACED ( 64400 2800 ) FN
 ;
- U110 na2p1 + PLACED ( 135800 2800 ) FN
 ;
- U111 na2p1 + PLACED ( 131600 2800 ) FN
 ;
- U112 na2p1 + PLACED ( 127400 15400 ) S
 ;
- U113 no2p1 + PLACED ( 120400 28000 ) N
 ;
- U114 na3p1 + PLACED ( 124600 28000 ) FN
 ;
- U115 na3p1 + PLACED ( 145600 40600 ) FS
 ;
- U116 no2p1 + PLACED ( 113400 28000 ) FN
 ;
END COMPONENTS

PINS 55 ;
- phi1 + NET phi1 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 22600 ) E ;
- phi2 + NET phi2 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 25400 ) E ;
- ctrl[6] + NET ctrl[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 19800 ) E ;
- ctrl[5] + NET ctrl[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 17000 ) E ;
- ctrl[4] + NET ctrl[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 14200 ) E ;
- ctrl[3] + NET ctrl[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 11400 ) E ;
- ctrl[2] + NET ctrl[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 8600 ) E ;
- ctrl[1] + NET ctrl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 5800 ) E ;
- ctrl[0] + NET ctrl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 3000 ) E ;
- L[3] + NET L[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 95400 0 ) N ;
- L[2] + NET L[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 98200 0 ) N ;
- L[1] + NET L[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 101000 0 ) N ;
- L[0] + NET VDD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 103800 0 ) N ;
- M[3] + NET M[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 106600 0 ) N ;
- M[2] + NET M[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 109400 0 ) N ;
- M[1] + NET M[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 112200 0 ) N ;
- M[0] + NET M[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 115000 0 ) N ;
- N[3] + NET N[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 120600 0 ) N ;
- N[2] + NET N[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 123400 0 ) N ;
- N[1] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 126200 0 ) N ;
- N[0] + NET N[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 129000 0 ) N ;
- ARdEn[3] + NET ARdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 70200 0 ) N ;
- ARdEn[2] + NET ARdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 56200 0 ) N ;
- ARdEn[1] + NET ARdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 39400 0 ) N ;
- ARdEn[0] + NET ARdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 25400 0 ) N ;
- BRdEn[3] + NET BRdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 67400 0 ) N ;
- BRdEn[2] + NET BRdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 53400 0 ) N ;
- BRdEn[1] + NET BRdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 36600 0 ) N ;
- BRdEn[0] + NET BRdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 22600 0 ) N ;
- WriteEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 59000 0 ) N ;
- WriteEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 45000 0 ) N ;
- WriteEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 28200 0 ) N ;
- WriteEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 14200 0 ) N ;
- FBEn[3] + NET FBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 64600 0 ) N ;
- FBEn[2] + NET FBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 50600 0 ) N ;
- FBEn[1] + NET FBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 33800 0 ) N ;
- FBEn[0] + NET FBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 19800 0 ) N ;
- notFBEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 61800 0 ) N ;
- notFBEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 47800 0 ) N ;
- notFBEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 31000 0 ) N ;
- notFBEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 17000 0 ) N ;
- ASelect + NET ASelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 89800 0 ) N ;
- BSelect + NET BSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 78600 0 ) N ;
- DSelect + NET DSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 81400 0 ) N ;
- zeroSelect + NET zeroSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 92600 0 ) N ;
- shl + NET shl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 5800 0 ) N ;
- notshl + NET notshl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 3000 0 ) N ;
- shr + NET shr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 8600 0 ) N ;
- notshr + NET notshr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 11400 0 ) N ;
- phi1_1 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 42200 0 ) N ;
- phi1_2 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 87000 0 ) N ;
- phi1_3 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 75800 0 ) N ;
- notphi1_1 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 84200 0 ) N ;
- notphi1_2 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 73000 0 ) N ;
- phi2_1 + NET phi2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 117800 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + ROUTED met1 1150 + SHAPE FOLLOWPIN ( 2800 3375 ) ( 151200 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 28000 ) ( 151200 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 53200 ) ( 151200 * )
  + USE GROUND
 ;
- VDD  ( * VDD )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 15400 ) ( 151200 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 65225 ) ( 151200 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 40600 ) ( 151200 * )
  + USE POWER
 ;
END SPECIALNETS

NETS 99 ;
- ctrl[6]
  ( PIN ctrl[6] ) ( opcode_reg\[2\] D )
  + ROUTED met3 ( 300 19800 0 ) ( 7700 * )
    NEW met3 ( 7700 18900 ) ( * 19800 )
    NEW met3 ( 7700 18900 ) ( 14700 * )
    NEW met3 ( 14700 18900 ) ( * 20300 )
    NEW met3 ( 14700 20300 ) ( 84700 * ) M2_M3
    NEW met2 ( 84700 20300 ) ( * 33600 ) M2_M1
 ;
- ctrl[5]
  ( PIN ctrl[5] ) ( opcode_reg\[1\] D ) ( opsel_reg\[1\] D )
  + ROUTED met2 ( 108500 14700 ) ( * 25900 )
    NEW met2 ( 108500 25900 ) ( 109900 * )
    NEW met2 ( 109900 25900 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 17000 0 ) ( 9100 * )
    NEW met3 ( 9100 16100 ) ( * 17000 )
    NEW met3 ( 9100 16100 ) ( 18900 * )
    NEW met3 ( 18900 16100 ) ( * 17500 )
    NEW met3 ( 18900 17500 ) ( 45500 * ) M2_M3
    NEW met2 ( 45500 14700 ) ( * 17500 )
    NEW met3 ( 45500 14700 ) ( 107100 * ) M2_M3
    NEW met3 ( 107100 14700 ) ( 108500 * ) M2_M3
    NEW met2 ( 107100 8400 ) ( * 14700 )
    NEW met3 ( 45500 14700 ) M2_M3
    NEW met2 ( 107100 8400 ) M2_M1
 ;
- ctrl[4]
  ( PIN ctrl[4] ) ( opcode_reg\[0\] D ) ( opsel_reg\[0\] D )
  + ROUTED met2 ( 93100 13300 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 14200 0 ) ( 44100 * )
    NEW met3 ( 44100 13300 ) ( * 14200 )
    NEW met3 ( 44100 13300 ) ( 90300 * ) M2_M3
    NEW met3 ( 90300 13300 ) ( 93100 * ) M2_M3
    NEW met2 ( 90300 8400 ) ( * 13300 )
    NEW met2 ( 90300 8400 ) M2_M1
 ;
- ctrl[3]
  ( PIN ctrl[3] ) ( waddr_reg\[1\] D ) ( baddr_reg\[1\] D )
  + ROUTED met3 ( 9100 56700 ) ( 18900 * ) M2_M3
    NEW met2 ( 18900 56700 ) ( * 58800 ) M2_M1
    NEW met3 ( 300 11400 0 ) ( 4900 * )
    NEW met3 ( 4900 10500 ) ( * 11400 )
    NEW met3 ( 4900 10500 ) ( 11900 * )
    NEW met3 ( 11900 10500 ) ( * 11900 ) M2_M3
    NEW met2 ( 11900 11900 ) ( * 20300 ) M2_M3
    NEW met3 ( 9100 20300 ) ( 11900 * )
    NEW met2 ( 9100 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 9100 22400 ) ( * 56700 ) M2_M3
    NEW met3 ( 9100 20300 ) M2_M3
 ;
- ctrl[2]
  ( PIN ctrl[2] ) ( waddr_reg\[0\] D ) ( baddr_reg\[0\] D )
  + ROUTED met2 ( 38500 9100 ) ( * 51100 )
    NEW met2 ( 38500 51100 ) ( 39900 * )
    NEW met2 ( 39900 51100 ) ( * 58800 ) M2_M1
    NEW met3 ( 300 8600 0 ) ( 17500 * )
    NEW met3 ( 17500 8600 ) ( * 9100 )
    NEW met3 ( 17500 9100 ) ( 28700 * ) M2_M3
    NEW met3 ( 28700 9100 ) ( 38500 * ) M2_M3
    NEW met2 ( 28700 3500 ) ( * 9100 )
    NEW met3 ( 28700 3500 ) ( 58100 * ) M2_M3
    NEW met2 ( 58100 3500 ) ( * 8400 ) M2_M1
    NEW met3 ( 28700 3500 ) M2_M3
 ;
- ctrl[1]
  ( PIN ctrl[1] ) ( shctl_reg\[1\] D ) ( aaddr_reg\[1\] D )
  + ROUTED met3 ( 13300 31500 ) ( 31500 * ) M2_M3
    NEW met2 ( 31500 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 5800 0 ) ( 10500 * )
    NEW met3 ( 10500 5800 ) ( * 6300 )
    NEW met3 ( 10500 6300 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 13300 8400 ) ( * 31500 ) M2_M3
 ;
- ctrl[0]
  ( PIN ctrl[0] ) ( shctl_reg\[0\] D ) ( aaddr_reg\[0\] D )
  + ROUTED met2 ( 13300 35700 ) ( * 45500 ) M2_M3
    NEW met3 ( 13300 45500 ) ( 46900 * ) M2_M3
    NEW met2 ( 46900 45500 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 3000 0 ) ( 16100 * )
    NEW met3 ( 16100 3000 ) ( * 4900 ) M2_M3
    NEW met2 ( 16100 4900 ) ( * 17500 ) M2_M3
    NEW met3 ( 10500 17500 ) ( 16100 * )
    NEW met2 ( 10500 17500 ) ( * 35700 ) M2_M3
    NEW met3 ( 10500 35700 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 33600 ) ( * 35700 )
    NEW met3 ( 10500 17500 ) M2_M3
    NEW met2 ( 13300 33600 ) M2_M1
 ;
- L[3]
  ( PIN L[3] ) ( U91 NQ )
  + ROUTED met2 ( 125300 12600 ) ( * 16100 ) M2_M3
    NEW met3 ( 94500 16100 ) ( 125300 * )
    NEW met2 ( 94500 7700 ) ( * 16100 ) M2_M3
    NEW met2 ( 94500 7700 ) ( 95400 * )
    NEW met2 ( 95400 300 0 ) ( * 7700 )
    NEW met2 ( 125300 12600 ) M2_M1
 ;
- L[2]
  ( PIN L[2] ) ( U95 NQ )
  + ROUTED met2 ( 98700 11900 ) ( * 18200 ) M2_M1
    NEW met2 ( 97300 6300 ) ( * 11900 )
    NEW met2 ( 97300 11900 ) ( 98700 * )
    NEW met2 ( 97300 6300 ) ( 98200 * )
    NEW met2 ( 98200 300 0 ) ( * 6300 )
 ;
- L[1]
  ( PIN L[1] ) ( U94 NQ )
  + ROUTED met2 ( 100100 7700 ) ( * 35000 ) M2_M1
    NEW met2 ( 100100 7700 ) ( 101000 * )
    NEW met2 ( 101000 300 0 ) ( * 7700 )
 ;
- M[3]
  ( PIN M[3] ) ( U93 NQ )
  + ROUTED met2 ( 118300 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 105700 10500 ) ( 118300 * ) M2_M3
    NEW met2 ( 105700 6300 ) ( * 10500 ) M2_M3
    NEW met2 ( 105700 6300 ) ( 106600 * )
    NEW met2 ( 106600 300 0 ) ( * 6300 )
 ;
- M[2]
  ( PIN M[2] ) ( U90 NQ )
  + ROUTED met2 ( 109900 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 108500 6300 ) ( * 10500 )
    NEW met2 ( 108500 10500 ) ( 109900 * )
    NEW met2 ( 108500 6300 ) ( 109400 * )
    NEW met2 ( 109400 300 0 ) ( * 6300 )
 ;
- M[1]
  ( PIN M[1] ) ( U89 NQ )
  + ROUTED met2 ( 114100 12600 ) ( * 14700 )
    NEW met2 ( 112200 14700 ) ( 114100 * )
    NEW met2 ( 112200 300 0 ) ( * 14700 )
    NEW met2 ( 114100 12600 ) M2_M1
 ;
- M[0]
  ( PIN M[0] ) ( U92 NQ )
  + ROUTED met2 ( 146300 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 114100 7700 ) ( 146300 * ) M2_M3
    NEW met2 ( 114100 4900 ) ( * 7700 ) M2_M3
    NEW met2 ( 114100 4900 ) ( 115000 * )
    NEW met2 ( 115000 300 0 ) ( * 4900 )
 ;
- N[3]
  ( PIN N[3] ) ( U114 NQ )
  + ROUTED met2 ( 126700 10500 ) ( * 30800 ) M2_M1
    NEW met2 ( 125300 10500 ) ( 126700 * )
    NEW met2 ( 125300 6300 ) ( * 10500 )
    NEW met3 ( 121100 6300 ) ( 125300 * ) M2_M3
    NEW met2 ( 121100 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 120600 4900 ) ( 121100 * )
    NEW met2 ( 120600 300 0 ) ( * 4900 )
 ;
- N[2]
  ( PIN N[2] ) ( U112 NQ )
  + ROUTED met2 ( 129500 14700 ) ( * 18200 ) M2_M1
    NEW met3 ( 123900 14700 ) ( 129500 * ) M2_M3
    NEW met2 ( 123900 6300 ) ( * 14700 ) M2_M3
    NEW met2 ( 123400 6300 ) ( 123900 * )
    NEW met2 ( 123400 300 0 ) ( * 6300 )
 ;
- N[1]
  ( PIN N[1] ) ( U111 NQ )
  + ROUTED met2 ( 132300 2100 ) ( * 7000 ) M2_M1
    NEW met3 ( 128100 2100 ) ( 132300 * ) M2_M3
    NEW met2 ( 126200 2100 ) ( 128100 * ) M2_M3
    NEW met2 ( 126200 300 0 ) ( * 2100 )
 ;
- N[0]
  ( PIN N[0] ) ( U110 NQ )
  + ROUTED met2 ( 136500 700 ) ( * 7000 ) M2_M1
    NEW met1 ( 129000 700 ) ( 136500 * ) M2_M1
    NEW met2 ( 129000 300 0 ) ( * 700 ) M2_M1
 ;
- ARdEn[3]
  ( PIN ARdEn[3] ) ( U84 NQ )
  + ROUTED met2 ( 73500 13300 ) ( * 30800 ) M2_M1
    NEW met2 ( 70200 13300 ) ( 73500 * )
    NEW met2 ( 70200 300 0 ) ( * 13300 )
 ;
- ARdEn[2]
  ( PIN ARdEn[2] ) ( U82 NQ )
  + ROUTED met2 ( 65100 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 58100 18900 ) ( 65100 * ) M2_M3
    NEW met2 ( 56200 18900 ) ( 58100 * ) M2_M3
    NEW met2 ( 56200 300 0 ) ( * 18900 )
 ;
- ARdEn[1]
  ( PIN ARdEn[1] ) ( U80 NQ )
  + ROUTED met2 ( 39900 7700 ) ( * 23800 ) M2_M1
    NEW met2 ( 39400 7700 ) ( 39900 * )
    NEW met2 ( 39400 300 0 ) ( * 7700 )
 ;
- ARdEn[0]
  ( PIN ARdEn[0] ) ( U78 NQ )
  + ROUTED met2 ( 24500 14700 ) ( * 30800 ) M2_M1
    NEW met2 ( 24500 14700 ) ( 25400 * )
    NEW met2 ( 25400 300 0 ) ( * 14700 )
 ;
- BRdEn[3]
  ( PIN BRdEn[3] ) ( U76 NQ )
  + ROUTED met2 ( 73500 32900 ) ( * 46200 ) M2_M1
    NEW met3 ( 66500 32900 ) ( 73500 * ) M2_M3
    NEW met3 ( 66500 31500 ) ( * 32900 )
    NEW met2 ( 66500 6300 ) ( * 31500 ) M2_M3
    NEW met2 ( 66500 6300 ) ( 67400 * )
    NEW met2 ( 67400 300 0 ) ( * 6300 )
 ;
- BRdEn[2]
  ( PIN BRdEn[2] ) ( U74 NQ )
  + ROUTED met2 ( 63700 24500 ) ( * 46200 ) M2_M1
    NEW met3 ( 53900 24500 ) ( 63700 * ) M2_M3
    NEW met2 ( 53900 18900 ) ( * 24500 ) M2_M3
    NEW met2 ( 53400 18900 ) ( 53900 * )
    NEW met2 ( 53400 300 0 ) ( * 18900 )
 ;
- BRdEn[1]
  ( PIN BRdEn[1] ) ( U72 NQ )
  + ROUTED met2 ( 35700 4900 ) ( * 46200 ) M2_M1
    NEW met2 ( 35700 4900 ) ( 36600 * )
    NEW met2 ( 36600 300 0 ) ( * 4900 )
 ;
- BRdEn[0]
  ( PIN BRdEn[0] ) ( U70 NQ )
  + ROUTED met2 ( 16100 23100 ) ( * 46200 ) M2_M1
    NEW met3 ( 16100 23100 ) ( 18900 * )
    NEW met3 ( 18900 21700 ) ( * 23100 )
    NEW met2 ( 18900 7700 ) ( * 21700 ) M2_M3
    NEW met3 ( 18900 7700 ) ( 23100 * )
    NEW met3 ( 23100 6300 ) ( * 7700 )
    NEW met2 ( 23100 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 22600 4900 ) ( 23100 * )
    NEW met2 ( 22600 300 0 ) ( * 4900 )
    NEW met3 ( 16100 23100 ) M2_M3
    NEW met3 ( 18900 7700 ) M2_M3
 ;
- FBEn[3]
  ( PIN FBEn[3] ) ( U109 NQ ) ( U16 A )
  + ROUTED met2 ( 65100 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 64600 4900 ) ( 65100 * )
    NEW met2 ( 64600 300 0 ) ( * 4900 )
    NEW met2 ( 65100 12600 ) ( * 17500 )
    NEW met2 ( 63700 17500 ) ( 65100 * )
    NEW met2 ( 63700 17500 ) ( * 22400 ) M2_M1
    NEW met2 ( 65100 12600 ) M2_M1
 ;
- FBEn[2]
  ( PIN FBEn[2] ) ( U88 NQ ) ( U17 A )
  + ROUTED met2 ( 49700 4900 ) ( * 18200 ) M2_M1
    NEW met2 ( 49700 4900 ) ( 50600 * )
    NEW met2 ( 50600 300 0 ) ( * 4900 )
    NEW met2 ( 44100 22400 ) ( 46900 * ) M2_M1
    NEW met2 ( 44100 22400 ) M2_M1
 ;
- FBEn[1]
  ( PIN FBEn[1] ) ( U87 NQ ) ( U18 A )
  + ROUTED met2 ( 34300 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 33800 4900 ) ( 34300 * )
    NEW met2 ( 33800 300 0 ) ( * 4900 )
    NEW met2 ( 34300 12600 ) ( * 22400 ) M2_M1
    NEW met2 ( 34300 12600 ) M2_M1
 ;
- FBEn[0]
  ( PIN FBEn[0] ) ( U86 NQ ) ( U19 A )
  + ROUTED met2 ( 20300 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 19800 4900 ) ( 20300 * )
    NEW met2 ( 19800 300 0 ) ( * 4900 )
    NEW met2 ( 23100 12600 ) ( * 22400 ) M2_M1
    NEW met2 ( 23100 12600 ) M2_M1
 ;
- notFBEn[3]
  ( PIN notFBEn[3] ) ( PIN WriteEn[3] ) ( U16 NQ )
  + ROUTED met1 ( 59000 700 ) ( 61800 * ) M2_M1
    NEW met2 ( 59000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 62300 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 60900 4900 ) ( * 10500 )
    NEW met2 ( 60900 10500 ) ( 62300 * )
    NEW met2 ( 60900 4900 ) ( 61800 * )
    NEW met2 ( 61800 700 ) ( * 4900 )
    NEW met2 ( 61800 300 0 ) ( * 700 )
 ;
- notFBEn[2]
  ( PIN notFBEn[2] ) ( PIN WriteEn[2] ) ( U17 NQ )
  + ROUTED met2 ( 45000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 44100 6300 ) ( * 18200 ) M2_M1
    NEW met2 ( 44100 6300 ) ( 45000 * )
    NEW met2 ( 45000 700 ) ( * 6300 )
    NEW met1 ( 45000 700 ) ( 47800 * ) M2_M1
    NEW met2 ( 47800 300 0 ) ( * 700 )
 ;
- notFBEn[1]
  ( PIN notFBEn[1] ) ( PIN WriteEn[1] ) ( U18 NQ )
  + ROUTED met1 ( 28200 700 ) ( 31000 * ) M2_M1
    NEW met2 ( 28200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 32900 6300 ) ( * 18200 ) M2_M1
    NEW met2 ( 31500 6300 ) ( 32900 * )
    NEW met2 ( 31500 4900 ) ( * 6300 )
    NEW met2 ( 31000 4900 ) ( 31500 * )
    NEW met2 ( 31000 700 ) ( * 4900 )
    NEW met2 ( 31000 300 0 ) ( * 700 )
 ;
- notFBEn[0]
  ( PIN notFBEn[0] ) ( PIN WriteEn[0] ) ( U19 NQ )
  + ROUTED met1 ( 14200 700 ) ( 17000 * ) M2_M1
    NEW met2 ( 14200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 21700 6300 ) ( * 18200 ) M2_M1
    NEW met3 ( 17500 6300 ) ( 21700 * ) M2_M3
    NEW met2 ( 17500 2100 ) ( * 6300 ) M2_M3
    NEW met2 ( 17000 2100 ) ( 17500 * )
    NEW met2 ( 17000 700 ) ( * 2100 )
    NEW met2 ( 17000 300 0 ) ( * 700 )
 ;
- phi1
  ( PIN phi1_3 ) ( PIN phi1_2 ) ( PIN phi1_1 ) ( PIN phi1 ) ( U85 A ) ( U83 A )
  ( U81 A ) ( U79 A ) ( U77 A ) ( U75 A ) ( U73 A ) ( U71 A )
  ( opcode_reg\[2\] G ) ( waddr_reg\[1\] G ) ( waddr_reg\[0\] G )
  ( shctl_reg\[1\] G ) ( shctl_reg\[0\] G ) ( opcode_reg\[1\] G )
  ( opcode_reg\[0\] G ) ( U22 A )
  + ROUTED met2 ( 73500 2100 ) ( 74900 * )
    NEW met3 ( 42700 2100 ) ( 73500 * ) M2_M3
    NEW met2 ( 42200 2100 ) ( 42700 * ) M2_M3
    NEW met2 ( 42200 300 0 ) ( * 2100 )
    NEW met3 ( 74900 7700 ) ( 86100 * ) M2_M3
    NEW met2 ( 86100 4900 ) ( * 7700 )
    NEW met2 ( 86100 4900 ) ( 87000 * )
    NEW met2 ( 87000 300 0 ) ( * 4900 )
    NEW met2 ( 74900 2100 ) ( * 7700 ) M2_M3
    NEW met2 ( 74900 2100 ) ( 75800 * )
    NEW met2 ( 75800 300 0 ) ( * 2100 )
    NEW met2 ( 79100 22400 ) ( 80500 * ) M2_M1
    NEW met1 ( 84700 22400 0 ) ( 86100 * 0 )
    NEW met2 ( 7700 49700 ) ( * 58800 ) M2_M1
    NEW met3 ( 72100 45500 ) ( 81900 * ) M2_M3
    NEW met2 ( 72100 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 81900 44100 ) ( * 45500 )
    NEW met2 ( 81900 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 17500 47600 ) ( * 49700 ) M2_M3
    NEW met3 ( 7700 49700 ) ( 17500 * )
    NEW met2 ( 7700 47600 ) ( * 49700 ) M2_M3
    NEW met2 ( 27300 22400 ) ( * 23100 ) M2_M3
    NEW met2 ( 88900 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 80500 37100 ) ( 81900 * )
    NEW met2 ( 81900 37100 ) ( * 44100 ) M2_M3
    NEW met3 ( 81900 44100 ) ( 88900 * ) M2_M3
    NEW met3 ( 88900 44100 ) ( 105700 * ) M2_M3
    NEW met2 ( 105700 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 77700 22400 ) ( 79100 * )
    NEW met2 ( 79100 22400 ) ( * 32900 )
    NEW met2 ( 79100 32900 ) ( 80500 * )
    NEW met2 ( 80500 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 80500 35000 ) ( * 37100 )
    NEW met2 ( 17500 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 17500 33600 ) ( * 47600 ) M2_M1
    NEW met2 ( 17500 9800 ) ( * 21700 ) M2_M3
    NEW met3 ( 17500 28700 ) ( 27300 * ) M2_M3
    NEW met2 ( 27300 23100 ) ( * 28700 )
    NEW met3 ( 27300 23100 ) ( 65100 * )
    NEW met3 ( 65100 23100 ) ( * 24500 )
    NEW met3 ( 65100 24500 ) ( 74900 * ) M2_M3
    NEW met2 ( 74900 22400 ) ( * 24500 )
    NEW met2 ( 74900 7700 ) ( * 22400 ) M2_M1
    NEW met3 ( 63700 7700 ) ( 74900 * )
    NEW met2 ( 62300 6300 ) ( 63700 * )
    NEW met2 ( 63700 6300 ) ( * 7700 ) M2_M3
    NEW met2 ( 62300 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 300 22600 0 ) ( 14700 * )
    NEW met3 ( 14700 21700 ) ( * 22600 )
    NEW met3 ( 14700 21700 ) ( 17500 * )
    NEW met2 ( 17500 21700 ) ( * 27300 ) M2_M3
    NEW met2 ( 17500 27300 ) ( * 28700 ) M2_M3
    NEW met3 ( 4900 27300 ) ( 17500 * )
    NEW met2 ( 4900 22400 ) ( * 27300 ) M2_M3
    NEW met3 ( 72100 45500 ) M2_M3
    NEW met2 ( 7700 47600 ) M2_M1
    NEW met2 ( 27300 22400 ) M2_M1
    NEW met2 ( 77700 22400 ) M2_M1
    NEW met2 ( 17500 9800 ) M2_M1
    NEW met2 ( 4900 22400 ) M2_M1
 ;
- phi2
  ( PIN phi2_1 ) ( PIN phi2 ) ( U112 A ) ( U111 A ) ( U110 A ) ( U109 B )
  ( U106 A ) ( U95 C ) ( U94 C ) ( U93 C ) ( U92 C ) ( U91 A ) ( U90 A )
  ( U89 A ) ( U88 A ) ( U87 A ) ( U86 C ) ( U21 B )
  + ROUTED met2 ( 116900 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 116900 6300 ) ( 117800 * )
    NEW met2 ( 117800 300 0 ) ( * 6300 )
    NEW met3 ( 95900 39900 ) ( 118300 * ) M2_M3
    NEW met2 ( 118300 35000 ) ( * 39900 )
    NEW met2 ( 67900 11900 ) ( * 16100 ) M2_M3
    NEW met3 ( 67900 11900 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 8400 ) ( * 11900 )
    NEW met2 ( 133700 7000 ) ( * 9100 ) M2_M3
    NEW met3 ( 116900 20300 ) ( 129500 * ) M2_M3
    NEW met2 ( 129500 20300 ) ( * 23800 ) M2_M1
    NEW met3 ( 90300 25900 ) ( 95900 * ) M2_M3
    NEW met2 ( 90300 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 20300 10500 ) ( * 16100 ) M2_M3
    NEW met3 ( 20300 10500 ) ( 23100 * ) M2_M3
    NEW met2 ( 23100 8400 ) ( * 10500 )
    NEW met2 ( 42700 8400 ) ( * 16100 ) M2_M3
    NEW met2 ( 59500 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 116900 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 128100 8400 ) ( * 9100 ) M2_M3
    NEW met3 ( 97300 20300 ) ( 112700 * ) M2_M3
    NEW met2 ( 112700 20300 ) ( * 22400 ) M2_M1
    NEW met1 ( 115500 22400 0 ) ( 116900 * 0 )
    NEW met2 ( 116900 11900 ) ( * 20300 ) M2_M3
    NEW met2 ( 116900 20300 ) ( * 21000 ) M2_M1
    NEW met3 ( 116900 11900 ) ( 128100 * ) M2_M3
    NEW met2 ( 128100 9100 ) ( * 11900 )
    NEW met3 ( 128100 9100 ) ( 133700 * )
    NEW met3 ( 133700 9100 ) ( 137900 * ) M2_M3
    NEW met2 ( 137900 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 137900 7000 ) ( * 9100 )
    NEW met3 ( 137900 4900 ) ( 140700 * ) M2_M3
    NEW met2 ( 140700 4900 ) ( * 8400 ) M2_M1
    NEW met3 ( 95900 25900 ) ( 97300 * ) M2_M3
    NEW met2 ( 95900 25900 ) ( * 33600 ) M2_M1
    NEW met2 ( 95900 33600 ) ( * 39900 ) M2_M3
    NEW met3 ( 300 25400 0 ) ( 20300 * )
    NEW met3 ( 20300 23100 ) ( * 25400 )
    NEW met2 ( 20300 16100 ) ( * 23100 ) M2_M3
    NEW met3 ( 20300 16100 ) ( 42700 * )
    NEW met3 ( 42700 16100 ) ( 59500 * ) M2_M3
    NEW met3 ( 59500 16100 ) ( 67900 * )
    NEW met3 ( 67900 16100 ) ( 93100 * )
    NEW met3 ( 93100 16100 ) ( * 17500 )
    NEW met3 ( 93100 17500 ) ( 97300 * ) M2_M3
    NEW met2 ( 97300 17500 ) ( * 20300 ) M2_M3
    NEW met2 ( 97300 20300 ) ( * 21000 ) M2_M1
    NEW met2 ( 97300 21000 ) ( * 25900 )
    NEW met2 ( 118300 35000 ) M2_M1
    NEW met3 ( 67900 11900 ) M2_M3
    NEW met2 ( 72100 8400 ) M2_M1
    NEW met2 ( 133700 7000 ) M2_M1
    NEW met2 ( 90300 23800 ) M2_M1
    NEW met3 ( 20300 10500 ) M2_M3
    NEW met2 ( 23100 8400 ) M2_M1
    NEW met2 ( 42700 8400 ) M2_M1
    NEW met2 ( 128100 8400 ) M2_M1
    NEW met3 ( 137900 4900 ) M2_M3
 ;
- ASelect
  ( PIN ASelect ) ( opsel_reg\[1\] NQ )
  + ROUTED met2 ( 98700 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 88900 10500 ) ( 98700 * )
    NEW met2 ( 88900 6300 ) ( * 10500 ) M2_M3
    NEW met2 ( 88900 6300 ) ( 89800 * )
    NEW met2 ( 89800 300 0 ) ( * 6300 )
    NEW met2 ( 98700 8400 ) M2_M1
 ;
- BSelect
  ( PIN BSelect ) ( opsel_reg\[0\] NQ )
  + ROUTED met2 ( 81900 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 77700 10500 ) ( 81900 * )
    NEW met2 ( 77700 4900 ) ( * 10500 ) M2_M3
    NEW met2 ( 77700 4900 ) ( 78600 * )
    NEW met2 ( 78600 300 0 ) ( * 4900 )
    NEW met2 ( 81900 8400 ) M2_M1
 ;
- DSelect
  ( PIN DSelect ) ( opsel_reg\[0\] Q )
  + ROUTED met2 ( 79100 9800 ) ( * 11900 )
    NEW met2 ( 79100 11900 ) ( 80500 * )
    NEW met2 ( 80500 6300 ) ( * 11900 )
    NEW met2 ( 80500 6300 ) ( 81400 * )
    NEW met2 ( 81400 300 0 ) ( * 6300 )
    NEW met2 ( 79100 9800 ) M2_M1
 ;
- zeroSelect
  ( PIN zeroSelect ) ( opsel_reg\[1\] Q )
  + ROUTED met2 ( 95900 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 91700 11900 ) ( 95900 * )
    NEW met2 ( 91700 6300 ) ( * 11900 ) M2_M3
    NEW met2 ( 91700 6300 ) ( 92600 * )
    NEW met2 ( 92600 300 0 ) ( * 6300 )
    NEW met2 ( 95900 9800 ) M2_M1
 ;
- shl
  ( PIN shl ) ( shctl_reg\[0\] Q )
  + ROUTED met2 ( 3500 27300 ) ( * 30800 ) M2_M1
    NEW met3 ( 700 27300 ) ( 3500 * ) M2_M3
    NEW met2 ( 700 700 ) ( * 27300 ) M2_M3
    NEW met1 ( 700 700 ) ( 5800 * ) M2_M1
    NEW met2 ( 5800 300 0 ) ( * 700 )
    NEW met2 ( 700 700 ) M2_M1
 ;
- notshl
  ( PIN notshl ) ( shctl_reg\[0\] NQ )
  + ROUTED met2 ( 6300 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 2100 28700 ) ( 6300 * ) M2_M3
    NEW met2 ( 2100 10500 ) ( * 28700 ) M2_M3
    NEW met2 ( 2100 10500 ) ( 3000 * )
    NEW met2 ( 3000 300 0 ) ( * 10500 )
 ;
- shr
  ( PIN shr ) ( shctl_reg\[1\] Q )
  + ROUTED met2 ( 3500 12600 ) ( * 14700 )
    NEW met2 ( 3500 14700 ) ( 7700 * )
    NEW met2 ( 7700 13300 ) ( * 14700 )
    NEW met2 ( 7700 13300 ) ( 8600 * )
    NEW met2 ( 8600 300 0 ) ( * 13300 )
    NEW met2 ( 3500 12600 ) M2_M1
 ;
- notshr
  ( PIN notshr ) ( shctl_reg\[1\] NQ )
  + ROUTED met2 ( 6300 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 6300 11900 ) ( 10500 * ) M2_M3
    NEW met2 ( 10500 10500 ) ( * 11900 )
    NEW met2 ( 10500 10500 ) ( 11400 * )
    NEW met2 ( 11400 300 0 ) ( * 10500 )
    NEW met2 ( 6300 9800 ) M2_M1
 ;
- notphi1_2
  ( PIN notphi1_2 ) ( PIN notphi1_1 ) ( U22 NQ ) ( U21 A )
  + ROUTED met2 ( 84200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 87500 6300 ) ( * 18200 ) M2_M1
    NEW met3 ( 84700 6300 ) ( 87500 * ) M2_M3
    NEW met2 ( 84700 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 84200 4900 ) ( 84700 * )
    NEW met2 ( 84200 700 ) ( * 4900 )
    NEW met1 ( 73000 700 ) ( 84200 * )
    NEW met2 ( 73000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 88900 22400 ) ( 90300 * ) M2_M1
    NEW met2 ( 88900 22400 ) M2_M1
 ;
- baddr\[0\]
  ( U56 A ) ( U55 A ) ( baddr_reg\[0\] Q )
  + ROUTED met3 ( 27300 51100 ) ( 51100 * ) M2_M3
    NEW met2 ( 27300 47600 ) ( * 51100 ) M2_M3
    NEW met2 ( 51100 51100 ) ( * 57400 ) M2_M1
    NEW met3 ( 51100 51100 ) ( 56700 * ) M2_M3
    NEW met2 ( 56700 33600 ) ( * 51100 )
    NEW met2 ( 27300 47600 ) M2_M1
    NEW met2 ( 56700 33600 ) M2_M1
 ;
- aaddr\[0\]
  ( U58 A ) ( U57 A ) ( aaddr_reg\[0\] Q )
  + ROUTED met3 ( 46900 30100 ) ( 58100 * ) M2_M3
    NEW met2 ( 46900 30100 ) ( * 33600 ) M2_M1
    NEW met2 ( 58100 30100 ) ( * 46200 ) M2_M1
    NEW met3 ( 58100 30100 ) ( 62300 * ) M2_M3
    NEW met2 ( 62300 30100 ) ( * 33600 ) M2_M1
    NEW met3 ( 46900 30100 ) M2_M3
 ;
- N13
  ( U21 Q ) ( baddr_reg\[1\] G ) ( baddr_reg\[0\] G ) ( opsel_reg\[1\] G )
  ( opsel_reg\[0\] G ) ( aaddr_reg\[1\] G ) ( aaddr_reg\[0\] G )
  + ROUTED met3 ( 28700 37100 ) ( 44100 * ) M2_M3
    NEW met2 ( 28700 35000 ) ( * 37100 ) M2_M3
    NEW met3 ( 51100 27300 ) ( 86100 * ) M2_M3
    NEW met2 ( 51100 27300 ) ( * 37100 ) M2_M3
    NEW met3 ( 44100 37100 ) ( 51100 * )
    NEW met2 ( 44100 37100 ) ( * 46200 ) M2_M1
    NEW met2 ( 44100 46200 ) ( * 56700 ) M2_M3
    NEW met3 ( 37100 56700 ) ( 44100 * )
    NEW met2 ( 37100 56700 ) ( * 58800 ) M2_M1
    NEW met2 ( 37100 58800 ) ( * 62300 ) M2_M3
    NEW met3 ( 16100 62300 ) ( 37100 * )
    NEW met2 ( 16100 58800 ) ( * 62300 ) M2_M3
    NEW met2 ( 93100 9100 ) ( * 9800 ) M2_M1
    NEW met2 ( 94500 25200 ) ( * 27300 ) M2_M3
    NEW met3 ( 86100 27300 ) ( 94500 * )
    NEW met2 ( 86100 9100 ) ( * 27300 )
    NEW met3 ( 86100 9100 ) ( 93100 * ) M2_M3
    NEW met3 ( 93100 9100 ) ( 109900 * ) M2_M3
    NEW met2 ( 109900 8400 ) ( * 9100 )
    NEW met2 ( 28700 35000 ) M2_M1
    NEW met3 ( 51100 27300 ) M2_M3
    NEW met3 ( 37100 56700 ) M2_M3
    NEW met2 ( 16100 58800 ) M2_M1
    NEW met2 ( 94500 25200 ) M2_M1
    NEW met3 ( 86100 9100 ) M2_M3
    NEW met2 ( 109900 8400 ) M2_M1
 ;
- n23
  ( U103 A ) ( opcode_reg\[1\] NQ )
  + ROUTED met2 ( 116900 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 116900 44100 ) ( 121100 * ) M2_M3
    NEW met2 ( 121100 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 116900 44100 ) M2_M3
 ;
- n25
  ( U107 A ) ( opcode_reg\[0\] NQ ) ( U54 A )
  + ROUTED met3 ( 116900 56700 ) ( 142100 * ) M2_M3
    NEW met2 ( 142100 56700 ) ( * 58800 ) M2_M1
    NEW met2 ( 100100 50400 ) ( * 53900 ) M2_M3
    NEW met3 ( 100100 53900 ) ( 116900 * ) M2_M3
    NEW met2 ( 116900 53900 ) ( * 56700 ) M2_M3
    NEW met2 ( 116900 56700 ) ( * 58800 ) M2_M1
    NEW met2 ( 100100 50400 ) M2_M1
 ;
- n27
  ( U88 B ) ( U86 A ) ( waddr_reg\[0\] NQ )
  + ROUTED met3 ( 31500 11900 ) ( 51100 * ) M2_M3
    NEW met2 ( 31500 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 51100 9800 ) ( * 11900 )
    NEW met2 ( 51100 11900 ) ( * 20300 )
    NEW met2 ( 51100 20300 ) ( 52500 * )
    NEW met2 ( 52500 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 31500 8400 ) M2_M1
    NEW met2 ( 51100 9800 ) M2_M1
 ;
- n28
  ( U87 B ) ( U86 B ) ( waddr_reg\[1\] NQ )
  + ROUTED met2 ( 27300 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 16100 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 16100 18900 ) ( 27300 * ) M2_M3
    NEW met2 ( 27300 10500 ) ( * 18900 )
    NEW met3 ( 27300 10500 ) ( 41300 * ) M2_M3
    NEW met2 ( 41300 8400 ) ( * 10500 )
    NEW met2 ( 27300 8400 ) M2_M1
    NEW met3 ( 16100 18900 ) M2_M3
    NEW met2 ( 41300 8400 ) M2_M1
 ;
- n29
  ( U61 B ) ( U59 B ) ( baddr_reg\[0\] NQ )
  + ROUTED met2 ( 48300 55300 ) ( * 56700 ) M2_M3
    NEW met3 ( 41300 55300 ) ( 48300 * ) M2_M3
    NEW met2 ( 41300 47600 ) ( * 55300 ) M2_M3
    NEW met2 ( 48300 56700 ) ( * 57400 ) M2_M1
    NEW met3 ( 48300 56700 ) ( 66500 * ) M2_M3
    NEW met2 ( 66500 56700 ) ( * 58800 ) M2_M1
    NEW met2 ( 41300 47600 ) M2_M1
 ;
- n30
  ( U61 A ) ( U56 B ) ( baddr_reg\[1\] NQ )
  + ROUTED met2 ( 60900 39900 ) ( * 60900 ) M2_M3
    NEW met3 ( 55300 39900 ) ( 60900 * ) M2_M3
    NEW met2 ( 55300 33600 ) ( * 39900 ) M2_M3
    NEW met2 ( 27300 58800 ) ( * 60900 ) M2_M3
    NEW met3 ( 27300 60900 ) ( 60900 * )
    NEW met3 ( 60900 60900 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 58800 ) ( * 60900 )
    NEW met2 ( 55300 33600 ) M2_M1
    NEW met2 ( 27300 58800 ) M2_M1
    NEW met2 ( 67900 58800 ) M2_M1
 ;
- n31
  ( U62 B ) ( U60 B ) ( aaddr_reg\[0\] NQ )
  + ROUTED met2 ( 53900 33600 ) ( * 37100 ) M2_M3
    NEW met2 ( 55300 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 53900 37100 ) ( * 41300 )
    NEW met2 ( 53900 41300 ) ( 55300 * )
    NEW met3 ( 53900 37100 ) ( 66500 * ) M2_M3
    NEW met2 ( 66500 33600 ) ( * 37100 )
    NEW met2 ( 53900 33600 ) M2_M1
    NEW met2 ( 66500 33600 ) M2_M1
 ;
- n32
  ( U62 A ) ( U58 B ) ( aaddr_reg\[1\] NQ )
  + ROUTED met2 ( 60900 33600 ) ( * 35700 ) M2_M3
    NEW met2 ( 39900 33600 ) ( * 35700 ) M2_M3
    NEW met3 ( 39900 35700 ) ( 60900 * )
    NEW met3 ( 60900 35700 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 33600 ) ( * 35700 )
    NEW met2 ( 60900 33600 ) M2_M1
    NEW met2 ( 39900 33600 ) M2_M1
    NEW met2 ( 67900 33600 ) M2_M1
 ;
- n33
  ( U95 B ) ( U94 B ) ( U53 Q )
  + ROUTED met2 ( 101500 33600 ) ( 102900 * )
    NEW met2 ( 102900 33600 ) ( 107100 * ) M2_M1
    NEW met2 ( 102900 22400 ) ( * 33600 )
    NEW met2 ( 101500 33600 ) M2_M1
    NEW met2 ( 102900 22400 ) M2_M1
 ;
- n34
  ( U105 B ) ( U96 B ) ( U54 Q )
  + ROUTED met2 ( 135100 39900 ) ( * 49000 ) M2_M1
    NEW met2 ( 135100 39900 ) ( 136500 * )
    NEW met2 ( 136500 33600 ) ( * 39900 )
    NEW met2 ( 114100 55300 ) ( * 57400 ) M2_M1
    NEW met3 ( 114100 55300 ) ( 135100 * ) M2_M3
    NEW met2 ( 135100 49000 ) ( * 55300 )
    NEW met2 ( 136500 33600 ) M2_M1
    NEW met3 ( 114100 55300 ) M2_M3
 ;
- n35
  ( U70 A ) ( U55 Q )
  + ROUTED met2 ( 24500 50400 ) ( * 52500 ) M2_M3
    NEW met3 ( 11900 52500 ) ( 24500 * )
    NEW met2 ( 11900 47600 ) ( * 52500 ) M2_M3
    NEW met2 ( 24500 50400 ) M2_M1
    NEW met2 ( 11900 47600 ) M2_M1
 ;
- n36
  ( U74 A ) ( U56 Q )
  + ROUTED met2 ( 59500 37800 ) ( * 47600 ) M2_M1
    NEW met2 ( 59500 37800 ) M2_M1
 ;
- n37
  ( U78 A ) ( U57 Q )
  + ROUTED met2 ( 44100 27300 ) ( * 30800 ) M2_M1
    NEW met3 ( 25900 27300 ) ( 44100 * ) M2_M3
    NEW met2 ( 25900 27300 ) ( * 32200 ) M2_M1
    NEW met3 ( 25900 27300 ) M2_M3
 ;
- n38
  ( U82 A ) ( U58 Q )
  + ROUTED met2 ( 65100 25900 ) ( * 30800 ) M2_M1
    NEW met3 ( 65100 25900 ) ( 70700 * ) M2_M3
    NEW met2 ( 70700 23800 ) ( * 25900 )
    NEW met3 ( 65100 25900 ) M2_M3
    NEW met2 ( 70700 23800 ) M2_M1
 ;
- n39
  ( U72 A ) ( U59 Q )
  + ROUTED met2 ( 37100 50400 ) ( * 52500 ) M2_M3
    NEW met3 ( 31500 52500 ) ( 37100 * )
    NEW met2 ( 31500 47600 ) ( * 52500 ) M2_M3
    NEW met2 ( 37100 50400 ) M2_M1
    NEW met2 ( 31500 47600 ) M2_M1
 ;
- n40
  ( U80 A ) ( U60 Q )
  + ROUTED met2 ( 49700 25900 ) ( * 30800 ) M2_M1
    NEW met3 ( 41300 25900 ) ( 49700 * ) M2_M3
    NEW met2 ( 41300 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 41300 23800 ) M2_M1
 ;
- n41
  ( U76 A ) ( U61 Q )
  + ROUTED met2 ( 70700 49700 ) ( * 57400 ) M2_M1
    NEW met3 ( 70700 49700 ) ( 77700 * ) M2_M3
    NEW met2 ( 77700 47600 ) ( * 49700 )
    NEW met3 ( 70700 49700 ) M2_M3
    NEW met2 ( 77700 47600 ) M2_M1
 ;
- n42
  ( U84 A ) ( U62 Q )
  + ROUTED met1 ( 70700 33600 0 ) ( 72100 * 0 )
 ;
- n50
  ( U71 NQ ) ( U70 B )
  + ROUTED met2 ( 13300 47600 ) ( * 57400 ) M2_M1
    NEW met2 ( 13300 47600 ) M2_M1
 ;
- n51
  ( U79 NQ ) ( U78 B )
  + ROUTED met2 ( 7700 41300 ) ( * 43400 ) M2_M1
    NEW met3 ( 7700 41300 ) ( 21700 * ) M2_M3
    NEW met2 ( 21700 33600 ) ( * 41300 )
    NEW met3 ( 7700 41300 ) M2_M3
    NEW met2 ( 21700 33600 ) M2_M1
 ;
- n52
  ( U73 NQ ) ( U72 B )
  + ROUTED met2 ( 23100 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 23100 44100 ) ( 32900 * ) M2_M3
    NEW met2 ( 32900 44100 ) ( * 47600 ) M2_M1
    NEW met3 ( 23100 44100 ) M2_M3
 ;
- n53
  ( U59 A ) ( U55 B ) ( baddr_reg\[1\] Q )
  + ROUTED met2 ( 28700 47600 ) ( * 49700 ) M2_M3
    NEW met2 ( 30100 52500 ) ( * 57400 ) M2_M1
    NEW met2 ( 28700 49700 ) ( * 52500 )
    NEW met2 ( 28700 52500 ) ( 30100 * )
    NEW met3 ( 28700 49700 ) ( 39900 * ) M2_M3
    NEW met2 ( 39900 47600 ) ( * 49700 )
    NEW met2 ( 28700 47600 ) M2_M1
    NEW met2 ( 39900 47600 ) M2_M1
 ;
- n54
  ( U81 NQ ) ( U80 B )
  + ROUTED met2 ( 30100 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 30100 18900 ) ( 37100 * ) M2_M3
    NEW met2 ( 37100 18900 ) ( * 22400 ) M2_M1
    NEW met3 ( 30100 18900 ) M2_M3
 ;
- n55
  ( U60 A ) ( U57 B ) ( aaddr_reg\[1\] Q )
  + ROUTED met2 ( 48300 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 42700 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 42700 28700 ) ( 48300 * ) M2_M3
    NEW met2 ( 48300 28700 ) ( * 31500 ) M2_M3
    NEW met3 ( 48300 31500 ) ( 52500 * ) M2_M3
    NEW met2 ( 52500 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 42700 28700 ) M2_M3
 ;
- n56
  ( U75 NQ ) ( U74 B )
  + ROUTED met2 ( 63700 47600 ) ( 66500 * ) M2_M1
    NEW met2 ( 63700 47600 ) M2_M1
 ;
- n57
  ( U83 NQ ) ( U82 B )
  + ROUTED met2 ( 72100 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 67900 18900 ) ( 72100 * ) M2_M3
    NEW met2 ( 67900 18900 ) ( * 22400 ) M2_M1
    NEW met3 ( 67900 18900 ) M2_M3
 ;
- n58
  ( U77 NQ ) ( U76 B )
  + ROUTED met2 ( 80500 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 76300 44100 ) ( 80500 * ) M2_M3
    NEW met2 ( 76300 44100 ) ( * 47600 ) M2_M1
    NEW met3 ( 76300 44100 ) M2_M3
 ;
- n59
  ( U85 NQ ) ( U84 B )
  + ROUTED met2 ( 80500 25200 ) ( * 31500 ) M2_M3
    NEW met3 ( 74900 31500 ) ( 80500 * )
    NEW met2 ( 74900 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 80500 25200 ) M2_M1
    NEW met3 ( 74900 31500 ) M2_M3
 ;
- n68
  ( U108 A ) ( U99 NQ ) ( U96 A )
  + ROUTED met2 ( 133700 23800 ) ( * 30800 ) M2_M1
    NEW met2 ( 132300 37800 ) ( * 45500 ) M2_M3
    NEW met3 ( 132300 45500 ) ( 140700 * ) M2_M3
    NEW met2 ( 140700 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 133700 23800 ) M2_M1
    NEW met2 ( 132300 37800 ) M2_M1
 ;
- n69
  ( U112 B ) ( U108 NQ )
  + ROUTED met1 ( 130900 22400 0 ) ( 132300 * 0 )
 ;
- n70
  ( U113 B ) ( U106 NQ )
  + ROUTED met2 ( 119700 33600 ) ( 122500 * ) M2_M1
    NEW met2 ( 119700 33600 ) M2_M1
 ;
- n71
  ( U114 C ) ( U113 NQ )
  + ROUTED met2 ( 123900 33600 ) ( 126700 * ) M2_M1
    NEW met2 ( 123900 33600 ) M2_M1
 ;
- n72
  ( U114 A ) ( U105 A ) ( U104 C ) ( U103 C ) ( U102 A ) ( opcode_reg\[2\] NQ )
  + ROUTED met3 ( 140700 35700 ) ( * 37100 ) M2_M3
    NEW met2 ( 140700 35000 ) ( * 37100 )
    NEW met2 ( 123900 38500 ) ( * 47600 ) M2_M1
    NEW met2 ( 129500 38500 ) ( * 47600 ) M2_M1
    NEW met3 ( 129500 35700 ) ( 137900 * ) M2_M3
    NEW met3 ( 137900 35700 ) ( 140700 * )
    NEW met2 ( 137900 32200 ) ( * 35700 )
    NEW met2 ( 91700 35000 ) ( * 38500 ) M2_M3
    NEW met3 ( 91700 38500 ) ( 123900 * ) M2_M3
    NEW met3 ( 123900 38500 ) ( 129500 * ) M2_M3
    NEW met2 ( 129500 35700 ) ( * 38500 )
    NEW met2 ( 129500 35000 ) ( * 35700 ) M2_M3
    NEW met2 ( 140700 35000 ) M2_M1
    NEW met2 ( 137900 32200 ) M2_M1
    NEW met2 ( 91700 35000 ) M2_M1
    NEW met2 ( 129500 35000 ) M2_M1
 ;
- n73
  ( U115 C ) ( U107 Q ) ( U102 C ) ( U97 B )
  + ROUTED met2 ( 143500 33600 ) ( 144900 * )
    NEW met3 ( 144900 45500 ) ( 149100 * ) M2_M3
    NEW met2 ( 149100 45500 ) ( * 47600 ) M2_M1
    NEW met2 ( 144900 33600 ) ( * 45500 ) M2_M3
    NEW met2 ( 144900 45500 ) ( * 57400 ) M2_M1
    NEW met2 ( 144900 33600 ) ( 147700 * ) M2_M1
    NEW met2 ( 143500 33600 ) M2_M1
 ;
- n74
  ( U115 NQ ) ( U92 B )
  + ROUTED met2 ( 150500 10500 ) ( * 43400 ) M2_M1
    NEW met3 ( 144900 10500 ) ( 150500 * ) M2_M3
    NEW met2 ( 144900 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 144900 8400 ) M2_M1
 ;
- n75
  ( U110 B ) ( U102 NQ ) ( U100 A ) ( U92 A )
  + ROUTED met3 ( 139300 6300 ) ( 142100 * ) M2_M3
    NEW met2 ( 139300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 143500 25900 ) ( * 30800 ) M2_M1
    NEW met2 ( 142100 25900 ) ( 143500 * )
    NEW met2 ( 142100 23800 ) ( * 25900 )
    NEW met2 ( 142100 6300 ) ( * 21000 ) M2_M1
    NEW met3 ( 142100 6300 ) ( 149100 * ) M2_M3
    NEW met2 ( 149100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 139300 6300 ) M2_M3
    NEW met2 ( 142100 23800 ) M2_M1
 ;
- n76
  ( U101 NQ ) ( U89 B )
  + ROUTED met2 ( 119700 8400 ) ( 121100 * ) M2_M1
    NEW met2 ( 119700 6300 ) ( * 8400 )
    NEW met3 ( 115500 6300 ) ( 119700 * ) M2_M3
    NEW met2 ( 115500 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 115500 6300 ) M2_M3
 ;
- n77
  ( U115 B ) ( U102 B ) ( U97 A ) ( U96 NQ ) ( U90 B )
  + ROUTED met2 ( 147700 39900 ) ( * 47600 ) M2_M1
    NEW met2 ( 142100 27300 ) ( * 30100 ) M2_M3
    NEW met3 ( 111300 27300 ) ( 142100 * ) M2_M3
    NEW met2 ( 111300 22400 ) ( * 27300 ) M2_M3
    NEW met2 ( 137900 39900 ) ( * 43400 ) M2_M1
    NEW met3 ( 137900 39900 ) ( 142100 * ) M2_M3
    NEW met3 ( 142100 39900 ) ( 147700 * ) M2_M3
    NEW met2 ( 142100 30100 ) ( * 32200 ) M2_M1
    NEW met2 ( 142100 32200 ) ( * 39900 )
    NEW met3 ( 142100 30100 ) ( 147700 * ) M2_M3
    NEW met2 ( 147700 30100 ) ( * 32200 ) M2_M1
    NEW met2 ( 111300 22400 ) M2_M1
    NEW met3 ( 137900 39900 ) M2_M3
 ;
- n78
  ( U104 NQ ) ( U98 A ) ( U93 A )
  + ROUTED met2 ( 128100 34300 ) ( * 43400 ) M2_M1
    NEW met3 ( 128100 31500 ) ( * 34300 ) M2_M3
    NEW met3 ( 125300 31500 ) ( 128100 * )
    NEW met2 ( 125300 22400 ) ( * 31500 ) M2_M3
    NEW met1 ( 130900 47600 0 ) ( 132300 * 0 )
    NEW met2 ( 125300 22400 ) M2_M1
 ;
- n79
  ( U116 A ) ( U113 A ) ( U98 NQ ) ( U96 C )
  + ROUTED met2 ( 116900 32200 ) ( 121100 * ) M2_M1
    NEW met3 ( 116900 41300 ) ( 133700 * ) M2_M3
    NEW met2 ( 116900 32200 ) ( * 41300 ) M2_M3
    NEW met2 ( 133700 41300 ) ( * 43400 ) M2_M1
    NEW met3 ( 133700 41300 ) ( 139300 * ) M2_M3
    NEW met2 ( 139300 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 116900 32200 ) M2_M1
 ;
- n80
  ( U116 NQ ) ( U53 B )
  + ROUTED met1 ( 112700 32200 0 ) ( 114100 * 0 )
 ;
- n81
  ( U114 B ) ( U101 A ) ( U97 NQ ) ( U93 B ) ( U53 A )
  + ROUTED met2 ( 121100 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 121100 16100 ) ( 122500 * )
    NEW met2 ( 122500 9800 ) ( * 16100 )
    NEW met2 ( 128100 25900 ) ( * 32200 ) M2_M1
    NEW met3 ( 112700 25900 ) ( 121100 * ) M2_M3
    NEW met2 ( 112700 25900 ) ( * 33600 ) M2_M1
    NEW met2 ( 146300 25900 ) ( * 30800 ) M2_M1
    NEW met3 ( 128100 25900 ) ( 146300 * ) M2_M3
    NEW met3 ( 121100 25900 ) ( 128100 * ) M2_M3
    NEW met2 ( 121100 22400 ) ( * 25900 )
    NEW met2 ( 122500 9800 ) M2_M1
    NEW met3 ( 112700 25900 ) M2_M3
 ;
- n82
  ( U103 NQ ) ( U99 B ) ( U94 A )
  + ROUTED met3 ( 105700 37100 ) ( 122500 * ) M2_M3
    NEW met2 ( 105700 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 122500 37100 ) ( * 43400 ) M2_M1
    NEW met3 ( 122500 37100 ) ( 130900 * ) M2_M3
    NEW met2 ( 130900 33600 ) ( * 37100 )
    NEW met2 ( 105700 35000 ) M2_M1
    NEW met2 ( 130900 33600 ) M2_M1
 ;
- n83
  ( U105 NQ ) ( U99 A ) ( U95 A )
  + ROUTED met3 ( 107100 30100 ) ( 130900 * ) M2_M3
    NEW met2 ( 107100 22400 ) ( * 30100 ) M2_M3
    NEW met2 ( 135100 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 130900 28700 ) ( 135100 * ) M2_M3
    NEW met2 ( 130900 28700 ) ( * 30100 )
    NEW met2 ( 130900 30100 ) ( * 32200 ) M2_M1
    NEW met2 ( 107100 22400 ) M2_M1
    NEW met3 ( 130900 28700 ) M2_M3
 ;
- n84
  ( U111 B ) ( U100 NQ ) ( U91 B )
  + ROUTED met2 ( 140700 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 135100 10500 ) ( 140700 * ) M2_M3
    NEW met2 ( 135100 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 135100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 126700 6300 ) ( 135100 * ) M2_M3
    NEW met2 ( 126700 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 126700 6300 ) M2_M3
 ;
- opcode[2]
  ( U116 B ) ( opcode_reg\[2\] Q )
  + ROUTED met2 ( 94500 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 94500 28700 ) ( 115500 * ) M2_M3
    NEW met2 ( 115500 28700 ) ( * 33600 ) M2_M1
    NEW met3 ( 94500 28700 ) M2_M3
 ;
- opcode[1]
  ( U115 A ) ( U107 B ) ( U104 B ) ( opcode_reg\[1\] Q ) ( U54 B )
  + ROUTED met2 ( 128100 49000 ) ( * 51100 ) M2_M3
    NEW met2 ( 140700 51100 ) ( * 58800 ) M2_M1
    NEW met3 ( 119700 51100 ) ( 128100 * )
    NEW met3 ( 128100 51100 ) ( 140700 * ) M2_M3
    NEW met3 ( 140700 51100 ) ( 146300 * ) M2_M3
    NEW met2 ( 146300 47600 ) ( * 51100 )
    NEW met2 ( 119700 50400 ) ( * 51100 ) M2_M3
    NEW met2 ( 119700 51100 ) ( * 55300 )
    NEW met2 ( 118300 55300 ) ( 119700 * )
    NEW met2 ( 118300 55300 ) ( * 57400 ) M2_M1
    NEW met2 ( 128100 49000 ) M2_M1
    NEW met2 ( 146300 47600 ) M2_M1
    NEW met2 ( 119700 50400 ) M2_M1
 ;
- opcode[0]
  ( U104 A ) ( U103 B ) ( opcode_reg\[0\] Q )
  + ROUTED met2 ( 122500 49000 ) ( * 49700 ) M2_M3
    NEW met2 ( 102900 50400 ) ( * 52500 ) M2_M3
    NEW met3 ( 102900 52500 ) ( 122500 * ) M2_M3
    NEW met2 ( 122500 49700 ) ( * 52500 )
    NEW met3 ( 122500 49700 ) ( 126700 * ) M2_M3
    NEW met2 ( 126700 47600 ) ( * 49700 )
    NEW met2 ( 122500 49000 ) M2_M1
    NEW met2 ( 102900 50400 ) M2_M1
    NEW met2 ( 126700 47600 ) M2_M1
 ;
- waddr[1]
  ( U109 C ) ( U88 C ) ( waddr_reg\[1\] Q )
  + ROUTED met2 ( 48300 10500 ) ( * 22400 ) M2_M1
    NEW met3 ( 48300 10500 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 8400 ) ( * 10500 )
    NEW met2 ( 18900 25200 ) ( * 27300 ) M2_M3
    NEW met3 ( 18900 27300 ) ( 23100 * ) M2_M3
    NEW met2 ( 23100 24500 ) ( * 27300 )
    NEW met3 ( 23100 24500 ) ( 48300 * ) M2_M3
    NEW met2 ( 48300 22400 ) ( * 24500 )
    NEW met3 ( 48300 10500 ) M2_M3
    NEW met2 ( 67900 8400 ) M2_M1
    NEW met2 ( 18900 25200 ) M2_M1
    NEW met3 ( 23100 24500 ) M2_M3
 ;
- waddr[0]
  ( U109 A ) ( U87 C ) ( waddr_reg\[0\] Q )
  + ROUTED met3 ( 48300 6300 ) ( 73500 * ) M2_M3
    NEW met2 ( 73500 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 48300 6300 ) ( * 7000 ) M2_M1
    NEW met2 ( 48300 4900 ) ( * 6300 ) M2_M3
    NEW met3 ( 37100 4900 ) ( 48300 * ) M2_M3
    NEW met3 ( 37100 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 37100 6300 ) ( * 8400 ) M2_M1
 ;
- VDD
  ( PIN L[0] ) ( opcode_reg\[2\] NR ) ( waddr_reg\[1\] NR )
  ( waddr_reg\[0\] NR ) ( shctl_reg\[1\] NR ) ( shctl_reg\[0\] NR )
  ( opcode_reg\[1\] NR ) ( opcode_reg\[0\] NR ) ( baddr_reg\[1\] NS )
  ( baddr_reg\[0\] NS ) ( opsel_reg\[1\] NS ) ( opsel_reg\[0\] NS )
  ( aaddr_reg\[1\] NS ) ( aaddr_reg\[0\] NS )
  + ROUTED met2 ( 52500 41300 ) ( * 46200 ) M2_M1
    NEW met2 ( 37100 35000 ) ( * 39900 ) M2_M1
    NEW met2 ( 44100 58800 ) ( * 65100 ) M2_M1
    NEW met2 ( 23100 58800 ) ( * 65100 ) M2_M1
    NEW met2 ( 91700 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 108500 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 83300 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 84700 9800 ) ( * 14700 ) M2_M1
    NEW met2 ( 101500 9800 ) ( * 10500 )
    NEW met2 ( 14700 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 14700 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 59500 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 103800 300 0 ) ( * 10500 )
    NEW met2 ( 101500 10500 ) ( 103800 * )
    NEW met2 ( 101500 10500 ) ( * 14700 ) M2_M1
    NEW met2 ( 7700 16100 ) ( * 22400 ) M2_M1
    NEW met2 ( 52500 41300 ) M2_M1
    NEW met2 ( 37100 35000 ) M2_M1
    NEW met2 ( 44100 58800 ) M2_M1
    NEW met2 ( 23100 58800 ) M2_M1
    NEW met2 ( 91700 41300 ) M2_M1
    NEW met2 ( 108500 41300 ) M2_M1
    NEW met2 ( 83300 33600 ) M2_M1
    NEW met2 ( 84700 9800 ) M2_M1
    NEW met2 ( 101500 9800 ) M2_M1
    NEW met2 ( 14700 33600 ) M2_M1
    NEW met2 ( 14700 8400 ) M2_M1
    NEW met2 ( 59500 8400 ) M2_M1
    NEW met2 ( 7700 16100 ) M2_M1
  + USE POWER
 ;
END NETS

END DESIGN
