
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_input/blk_mem_gen_input.dcp' for cell 'BRAM_INPUT'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'layer1/BRAM_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_9/blk_mem_gen_9.dcp' for cell 'layer1/BRAM_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.dcp' for cell 'layer1/BRAM_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'layer1/BRAM_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'layer1/BRAM_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'layer1/BRAM_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'layer1/BRAM_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'layer1/BRAM_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp' for cell 'layer1/BRAM_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp' for cell 'layer1/BRAM_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_8/blk_mem_gen_8.dcp' for cell 'layer1/BRAM_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'layer1/u_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_00/blk_mem_gen_00.dcp' for cell 'layer2/BRAM_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_99/blk_mem_gen_99.dcp' for cell 'layer2/BRAM_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_100/blk_mem_gen_100.dcp' for cell 'layer2/BRAM_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.dcp' for cell 'layer2/BRAM_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_22/blk_mem_gen_22.dcp' for cell 'layer2/BRAM_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_33/blk_mem_gen_33.dcp' for cell 'layer2/BRAM_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_44/blk_mem_gen_44.dcp' for cell 'layer2/BRAM_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_55/blk_mem_gen_55.dcp' for cell 'layer2/BRAM_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_66/blk_mem_gen_66.dcp' for cell 'layer2/BRAM_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_77/blk_mem_gen_77.dcp' for cell 'layer2/BRAM_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/blk_mem_gen_88/blk_mem_gen_88.dcp' for cell 'layer2/BRAM_9'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 958.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: layer1/u_ila UUID: 0cf9dc3a-032d-5fec-88a0-04db88ec4d32 
Parsing XDC File [c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'layer1/u_ila/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'layer1/u_ila/inst'
Parsing XDC File [c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'layer1/u_ila/inst'
Finished Parsing XDC File [c:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'layer1/u_ila/inst'
Parsing XDC File [C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/constrs_1/new/arty_a7_100t.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command ']' found in constraint file. [C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/constrs_1/new/arty_a7_100t.xdc:16]
Finished Parsing XDC File [C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.srcs/constrs_1/new/arty_a7_100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1090.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 88 instances

32 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.660 ; gain = 635.328
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1114.652 ; gain = 23.992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cc06a1e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.484 ; gain = 559.832

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3e1e432b6e4b2a1c.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2037.816 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1de1ed6e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2037.816 ; gain = 19.977

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter layer1/u_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance layer1/u_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_5, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter layer1/u_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1 into driver instance layer1/u_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[3]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 26eadf2eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1efc9f46c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2613ed493

Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 972 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2613ed493

Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2613ed493

Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2613ed493

Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2037.816 ; gain = 19.977
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              20  |                                            113  |
|  Constant propagation         |               0  |              16  |                                             98  |
|  Sweep                        |               0  |              46  |                                            972  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             89  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2037.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bba008a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2037.816 ; gain = 19.977

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: c5a02488

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2152.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: c5a02488

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 114.648

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c5a02488

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2152.465 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.465 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17cbf3330

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2152.465 ; gain = 1061.805
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a78ca756

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2152.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[4]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128a296bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cb250997

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb250997

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cb250997

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f10d7fd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 145f558cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 145f558cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: aa732e1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 184 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 89 nets or LUTs. Breaked 1 LUT, combined 88 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.465 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             88  |                    89  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             88  |                    89  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14c7c0fdf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a0ccef68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a0ccef68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf039c2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e048061a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 134dc8770

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1612fccad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15b86a385

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 159d2add0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e14ed1c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 157adf78d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 74854c91

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 74854c91

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: be629db8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.374 | TNS=-638.161 |
Phase 1 Physical Synthesis Initialization | Checksum: 180cf7086

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Place 46-33] Processed net layer2/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1612dbb4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: be629db8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.823. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ad266012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ad266012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ad266012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ad266012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ad266012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2152.465 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 59786768

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000
Ending Placer Task | Checksum: 321be9af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2152.465 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.77s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2152.465 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.746 | TNS=-635.649 |
Phase 1 Physical Synthesis Initialization | Checksum: 193e71a28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.528 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.746 | TNS=-635.649 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 193e71a28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.746 | TNS=-635.649 |
INFO: [Physopt 32-702] Processed net leds_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net layer2/z2_C2[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net layer2/z2_C2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.742 | TNS=-635.633 |
INFO: [Physopt 32-702] Processed net layer2/z2_C2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/D[1]. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.422 | TNS=-635.313 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/max_val1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_479_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.414 | TNS=-635.281 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[3]_i_491_n_0.  Re-placed instance layer2/argmax_index[3]_i_491
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_491_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.408 | TNS=-635.257 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net layer2/argmax_index[3]_i_497_n_0. Net driver layer2/argmax_index[3]_i_497 was replaced.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_497_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.396 | TNS=-635.209 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_497_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_497_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_559_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.364 | TNS=-635.081 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_481_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_495_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_495_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_495_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_553_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.306 | TNS=-634.849 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_408_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.300 | TNS=-634.825 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_491_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_491_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_541_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.276 | TNS=-634.729 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_488_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_488_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_488_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_556_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.263 | TNS=-634.677 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_335_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.247 | TNS=-634.613 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_490_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_490_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_562_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.218 | TNS=-634.497 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_296_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.211 | TNS=-634.469 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_323_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_355_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.193 | TNS=-634.397 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_347_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.191 | TNS=-634.389 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_180_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_180_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.095 | TNS=-634.005 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_347_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.071 | TNS=-633.909 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net layer2/argmax_index[3]_i_569_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_569_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.069 | TNS=-633.901 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_154_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_154_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.068 | TNS=-633.897 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_330_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.068 | TNS=-633.897 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net layer2/argmax_index[3]_i_554_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_554_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.060 | TNS=-633.865 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_554_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.997 | TNS=-633.613 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_321_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.994 | TNS=-633.601 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_194_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_194_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.982 | TNS=-633.553 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_153_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_153_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.980 | TNS=-633.545 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_195_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_195_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.978 | TNS=-633.537 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_178_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_178_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.976 | TNS=-633.529 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_129_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_129_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.967 | TNS=-633.493 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_196_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_196_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.954 | TNS=-633.441 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_181_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_181_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.953 | TNS=-633.437 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[1]_i_110_n_0.  Re-placed instance layer2/argmax_index[1]_i_110
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.943 | TNS=-633.397 |
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_76_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_76_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.940 | TNS=-633.385 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[0]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net layer2/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.933 | TNS=-633.276 |
INFO: [Physopt 32-702] Processed net leds_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leds_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/z2_C2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/max_val1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[3]_i_491_n_0.  Re-placed instance layer2/argmax_index[3]_i_491_comp
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_491_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.930 | TNS=-633.264 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_334_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.929 | TNS=-633.260 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[2]_i_296_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.919 | TNS=-633.220 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[0]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.919 | TNS=-633.220 |
Phase 3 Critical Path Optimization | Checksum: 15b39c028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.465 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.919 | TNS=-633.220 |
INFO: [Physopt 32-702] Processed net leds_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net layer2/z2_C2[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net layer2/z2_C2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.915 | TNS=-633.204 |
INFO: [Physopt 32-702] Processed net layer2/z2_C2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/max_val1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[3]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_433_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_433_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_519_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.914 | TNS=-633.200 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[3]_i_353_n_0.  Re-placed instance layer2/argmax_index[3]_i_353
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_353_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.912 | TNS=-633.192 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[3]_i_351_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[3]_i_351_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_452_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.902 | TNS=-633.152 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[3]_i_356_n_0.  Re-placed instance layer2/argmax_index[3]_i_356
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_356_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.883 | TNS=-633.076 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_323_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net layer2/argmax_index[3]_i_567_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[3]_i_567_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.880 | TNS=-633.064 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_145_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_145_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.871 | TNS=-633.028 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[1]_i_180_n_0.  Re-placed instance layer2/argmax_index[1]_i_180_comp
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.854 | TNS=-632.960 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_179_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_179_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.854 | TNS=-632.960 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_170_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_170_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.841 | TNS=-632.908 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_104_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_104_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.836 | TNS=-632.888 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_146_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_146_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.812 | TNS=-632.792 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_171_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_171_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.767 | TNS=-632.612 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_197_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_197_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.748 | TNS=-632.536 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net layer2/argmax_index[1]_i_162_n_0.  Re-placed instance layer2/argmax_index[1]_i_162
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.745 | TNS=-632.524 |
INFO: [Physopt 32-663] Processed net layer2/argmax_index[1]_i_181_n_0.  Re-placed instance layer2/argmax_index[1]_i_181_comp
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_181_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.734 | TNS=-632.480 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_156_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_156_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_189_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.724 | TNS=-632.440 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_155_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_155_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.706 | TNS=-632.368 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_147_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_147_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.692 | TNS=-632.312 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_120_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_120_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_137_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.675 | TNS=-632.244 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_130_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_130_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.669 | TNS=-632.220 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_78_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_78_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.652 | TNS=-632.152 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_198_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_198_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.649 | TNS=-632.140 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_172_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_172_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.648 | TNS=-632.136 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_196_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.644 | TNS=-632.120 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net layer2/argmax_index[1]_i_173_n_0. Critical path length was reduced through logic transformation on cell layer2/argmax_index[1]_i_173_comp.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_189_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.640 | TNS=-632.104 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[0]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leds_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/z2_C2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/max_val1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[2]_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[3]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net layer2/argmax_index[1]_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.630 | TNS=-632.064 |
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[1]_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index_reg[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/argmax_index[0]_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net layer2/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.630 | TNS=-632.064 |
Phase 4 Critical Path Optimization | Checksum: f1fa2c46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.630 | TNS=-632.064 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.116  |          3.585  |            6  |              0  |                    63  |           0  |           2  |  00:00:15  |
|  Total          |          1.116  |          3.585  |            6  |              0  |                    63  |           0  |           3  |  00:00:15  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2152.465 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 171684c83

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
551 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 2152.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7e65fec4 ConstDB: 0 ShapeSum: 148378c5 RouteDB: 0
Post Restoration Checksum: NetGraph: 7093e468 NumContArr: c1adfef1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13241e359

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2242.434 ; gain = 89.969

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13241e359

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2249.004 ; gain = 96.539

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13241e359

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2249.004 ; gain = 96.539
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1651fd8e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2278.414 ; gain = 125.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.971 | TNS=-627.504| WHS=-0.360 | THS=-115.806|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 183ee4414

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.723 ; gain = 175.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.971 | TNS=-583.040| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1b159d1a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.723 ; gain = 175.258

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11106
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11106
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d729b999

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d729b999

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.723 ; gain = 175.258
Phase 3 Initial Routing | Checksum: 124bf2667

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1494
 Number of Nodes with overlaps = 627
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.424| TNS=-1914.412| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e342a3df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 533
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.894| TNS=-1901.398| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7f6dc45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258
Phase 4 Rip-up And Reroute | Checksum: 1b7f6dc45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29557f23f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.417| TNS=-1839.928| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1de8ed1a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1de8ed1a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258
Phase 5 Delay and Skew Optimization | Checksum: 1de8ed1a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c5bba54b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.417| TNS=-1649.347| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 292f329f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258
Phase 6 Post Hold Fix | Checksum: 292f329f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.84807 %
  Global Horizontal Routing Utilization  = 2.61964 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 209b474d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209b474d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20b0b8270

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2327.723 ; gain = 175.258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.417| TNS=-1649.347| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20b0b8270

Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2327.723 ; gain = 175.258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2327.723 ; gain = 175.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
570 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2327.723 ; gain = 175.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.522 . Memory (MB): peak = 2337.047 ; gain = 9.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Admin/Documents/Projects/logic-gate-learner/verilog_code/final_nn/z_1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
582 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum101 input layer1/accum101/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum101 input layer1/accum101/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum11 input layer1/accum11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum11 input layer1/accum11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum21 input layer1/accum21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum21 input layer1/accum21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum31 input layer1/accum31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum31 input layer1/accum31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum41 input layer1/accum41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum41 input layer1/accum41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum51 input layer1/accum51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum51 input layer1/accum51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum61 input layer1/accum61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum61 input layer1/accum61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum71 input layer1/accum71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum71 input layer1/accum71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum81 input layer1/accum81/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum81 input layer1/accum81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum91 input layer1/accum91/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer1/accum91 input layer1/accum91/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum101 input layer2/accum101/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum101__0 input layer2/accum101__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum11 input layer2/accum11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum11__0 input layer2/accum11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum21 input layer2/accum21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum21__0 input layer2/accum21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum31 input layer2/accum31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum31__0 input layer2/accum31__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum41 input layer2/accum41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum41__0 input layer2/accum41__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum51 input layer2/accum51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum51__0 input layer2/accum51__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum61 input layer2/accum61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum61__0 input layer2/accum61__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum71 input layer2/accum71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum71__0 input layer2/accum71__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum81 input layer2/accum81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum81__0 input layer2/accum81__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum91 input layer2/accum91/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP layer2/accum91__0 input layer2/accum91__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum101 output layer1/accum101/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum11 output layer1/accum11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum21 output layer1/accum21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum31 output layer1/accum31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum41 output layer1/accum41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum51 output layer1/accum51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum61 output layer1/accum61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum71 output layer1/accum71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum81 output layer1/accum81/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer1/accum91 output layer1/accum91/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum101 output layer2/accum101/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum101__0 output layer2/accum101__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum11 output layer2/accum11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum11__0 output layer2/accum11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum21 output layer2/accum21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum21__0 output layer2/accum21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum31 output layer2/accum31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum31__0 output layer2/accum31__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum41 output layer2/accum41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum41__0 output layer2/accum41__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum51 output layer2/accum51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum51__0 output layer2/accum51__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum61 output layer2/accum61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum61__0 output layer2/accum61__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum71 output layer2/accum71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum71__0 output layer2/accum71__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum81 output layer2/accum81/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum81__0 output layer2/accum81__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum91 output layer2/accum91/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP layer2/accum91__0 output layer2/accum91__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum101 multiplier stage layer1/accum101/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum11 multiplier stage layer1/accum11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum21 multiplier stage layer1/accum21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum31 multiplier stage layer1/accum31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum41 multiplier stage layer1/accum41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum51 multiplier stage layer1/accum51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum61 multiplier stage layer1/accum61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum71 multiplier stage layer1/accum71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum81 multiplier stage layer1/accum81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer1/accum91 multiplier stage layer1/accum91/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum101 multiplier stage layer2/accum101/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum101__0 multiplier stage layer2/accum101__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum11 multiplier stage layer2/accum11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum11__0 multiplier stage layer2/accum11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum21 multiplier stage layer2/accum21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum21__0 multiplier stage layer2/accum21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum31 multiplier stage layer2/accum31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum31__0 multiplier stage layer2/accum31__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum41 multiplier stage layer2/accum41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum41__0 multiplier stage layer2/accum41__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum51 multiplier stage layer2/accum51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum51__0 multiplier stage layer2/accum51__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum61 multiplier stage layer2/accum61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum61__0 multiplier stage layer2/accum61__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum71 multiplier stage layer2/accum71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum71__0 multiplier stage layer2/accum71__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum81 multiplier stage layer2/accum81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum81__0 multiplier stage layer2/accum81__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum91 multiplier stage layer2/accum91/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP layer2/accum91__0 multiplier stage layer2/accum91__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (layer1/addra_i_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (layer1/addra_i_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (layer1/addra_i_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (layer1/addra_i_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (layer1/addra_i_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (layer1/addra_i_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (layer1/addra_i_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (layer1/addra_i_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (layer1/addra_i_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (layer1/addra_i_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: BRAM_INPUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (layer1/ena_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (layer1/addra_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (layer1/addra_1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (layer1/addra_1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (layer1/addra_1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (layer1/addra_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (layer1/addra_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (layer1/addra_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (layer1/addra_1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: layer1/BRAM_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (layer1/addra_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 126 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2815.922 ; gain = 475.508
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 22:50:24 2025...
