<root><simulation><result_generated_time />2023-05-16 17:51:53<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 13, 'OX': 13, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18690048<total_data_size_element />{'W': 110592, 'I': 778752, 'O': 4056}<total_data_reuse />{'W': 169, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/22</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [169, 1, 1], 'O': [676, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 13)], [('OX', 13)]], [[('K', 2)], [('K', 2)]], [], []]<I />[[[('K', 2)], [('K', 2)]], [[('OY', 13)], [('OX', 13)]], [], []]<O />[[], [[('OY', 13), ('K', 2)], [('OX', 13), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 3)], [('FX', 3), ('FY', 3), ('C', 512)], []]<I />[[('K', 2), ('K', 3), ('FX', 3), ('FY', 3)], [('C', 512)], []]<O />[[('K', 2), ('K', 3), ('FX', 3), ('FY', 3), ('C', 512)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [169.0, 1, 1, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [1.0, 4608, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 884736, 884736], 'I': [72, 6230016, 6230016], 'O': [48, 32448, 32448], 'O_partial': [48, 0, 0], 'O_final': [0, 32448, 32448]}<actual_mem_utilization_individual />{'W': [0.09, 0.03, 0.0], 'I': [0.14, 0.19, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.21, 0.0], 'I': [0.14, 0.21, 0.0], 'O': [0.09, 0.21, 0.0]}<effective_mem_size_bit />{'W': [24, 294912, 884736], 'I': [72, 12168, 6230016], 'O': [48, 32448, 32448], 'O_partial': [48, 0, 0], 'O_final': [0, 32448, 32448]}<total_unit_count />{'W': [676, 4, 1, 1], 'I': [676, 169, 1, 1], 'O': [676, 676, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [169, 169, 1, 1], 'O': [676, 676, 1, 1]}<duplicate_unit_count />{'W': [169.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 110592], [110592, 110592], [110592, 0]]<I />[[778752, 778752], [778752, 778752], [778752, 0]]<O />[[(18685992, 18690048), (4056, 0)], [(0, 4056), (4056, 0)], [(0, 4056), (0, 0)]]<O_partial />[[(18685992, 18690048), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (4056, 0)], [(0, 4056), (4056, 0)], [(0, 4056), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 13824], [1728, 1728], [432, 0]]<I />[[97344, 97344], [12168, 12168], [3042, 0]]<O />[[(2335749, 2336256), (507, 0)], [(0, 63), (63, 0)], [(0, 16), (0, 0)]]<O_partial />[([2335749, 2336256], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [507, 0]), ([0, 63], [63, 0]), ([0, 16], [0, 0])]</mem_access_count_word><mac_count><active />18690048<idle />9621504</mac_count></basic_info><energy><total_energy />41346649.3<mem_energy_breakdown><W />[9.7, 342.5, 575.4]<I />[68.2, 2411.5, 4051.5]<O />[1636.7, 12.6, 21.1]</mem_energy_breakdown><MAC_energy><active_MAC />40856444.9<idle_MAC />481075.2<total />41337520.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4393<utilization_without_data_loading />0.6602<utilization_spatial />0.6602<utilization_temporal_with_data_loading />0.6655<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />41545<latency_cycle_without_data_loading />27648<ideal_computing_cycle />27648<data_loading><load_cycle_total />13897<load_cycle_individual />{'W': [1, 1728, 0], 'I': [24, 12168, 0]}<load_cycle_combined />{'W': 1728, 'I': 12168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-27647], [-23035, -27642], [-27648, -27648]], 'I': [[-27647], [-27083, -15330], [-27648, -27648]], 'O': [[-27648], [-27647, -27585], [-27585, -27632]]}<mem_stall_cycle_shared />{'W': [[-27647], [-23035, 0], [0, 0]], 'I': [[-27647], [-27083, 0], [0, 0]], 'O': [[-27648], [-27647, -27585], [-27585, -27632]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 884736, 884736], 'I': [72, 6230016, 6230016], 'O': [48, 32448, 32448], 'O_partial': [48, 0, 0], 'O_final': [0, 32448, 32448]}<data_size_each_level_total />{'W': [192, 884736, 884736], 'I': [12168, 6230016, 6230016], 'O': [32448, 32448, 32448]}<loop_cycles_each_level />{'W': [6, 27648, 27648], 'I': [54, 27648, 27648], 'O': [27648, 27648, 27648]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [54, 1, 1], 'O': [4608, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 1.3], [225.3, 225.3], [225.3, 225.3]], 'O': [[8.0, 0.0], [1.2, 1.2], [1.2, 1.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 72.0], [12168.0, 225.3], [225.3, 225.3]], 'O': [[8.0, 8.0], [5408.0, 1.2], [1.2, 1.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 1.3], [225.3, 225.3], [225.3, 0]], 'O': [[8.0, 0.0], [1.2, 1.2], [1.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [258.5, 258.5], [257.3, 1.2]], 'I': [[8.0, 1.3], [258.5, 258.5], [257.3, 1.2]], 'O': [[8.0, 0.0], [258.5, 258.5], [257.3, 1.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 27648], [6, 6, 4608], [27648, 27648, 1]], 'I': [[1, 1, 27648], [54, 54, 512], [27648, 27648, 1]], 'O': [[1, 1, 27648], [27648, 27648, 1], [27648, 27648, 1]]}<trans_time_real />{'W': [[0, 1, 27648], [[1, 6, 4608], [0, 6, 4608]], [[1728, 27648, 1], [432, 27648, 1]]], 'I': [[0, 1, 27648], [[1, 54, 512], [24, 54, 512]], [[12168, 27648, 1], [3042, 27648, 1]]], 'O': [[0, 1, 27648], [[1, 27648, 1], [63, 27648, 1]], [[63, 27648, 1], [16, 27648, 1]]]}<single_stall_cycle />{'W': [[-1], [-5, -6], [-25920, -27216]], 'I': [[-1], [-53, -30], [-15480, -24606]], 'O': [[-1], [-27647, -27585], [-27585, -27632]]}<single_stall_count />{'W': [27647, 4607, 0], 'I': [27647, 511, 0], 'O': [27648, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [63, 0]}, 1: {'W': [4607, 0], 'I': [12264, 0], 'O': [63, 63]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-27648, -27648], [-27585, -27648]], 1: [[-10777, -27648], [-27585, -27585]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.9<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1</simulation></root>