<profile>

<section name = "Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'" level="0">
<item name = "Date">Thu May 15 15:32:06 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">HLS_Eindoefening</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 4611686009837453312, 30.000 ns, 4.6e+10 sec, 2, 4611686009837453312, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_20_1_VITIS_LOOP_21_2">1, 4611686009837453312, 23, 4, 1, 0 ~ 1152921502459363329, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1352, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 138, -</column>
<column name="Register">-, -, 894, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_1_fu_508_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln20_2_fu_272_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln20_3_fu_310_p2">+, 0, 0, 53, 46, 46</column>
<column name="add_ln20_4_fu_398_p2">+, 0, 0, 46, 46, 46</column>
<column name="add_ln20_5_fu_414_p2">+, 0, 0, 46, 46, 46</column>
<column name="add_ln20_fu_238_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln21_fu_486_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_42_fu_447_p2">+, 0, 0, 47, 47, 47</column>
<column name="empty_43_fu_480_p2">+, 0, 0, 47, 47, 47</column>
<column name="empty_44_fu_545_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_45_fu_551_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_add14_fu_376_p2">+, 0, 0, 54, 47, 47</column>
<column name="p_add16_fu_464_p2">+, 0, 0, 47, 47, 47</column>
<column name="p_add21_fu_346_p2">+, 0, 0, 54, 47, 47</column>
<column name="p_add23_fu_431_p2">+, 0, 0, 47, 47, 47</column>
<column name="tmp12_fu_540_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp0_stage3_iter5">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_316_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln20_fu_233_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln21_1_fu_495_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln21_fu_256_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln27_1_fu_623_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln27_2_fu_637_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln27_fu_613_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">or, 0, 0, 2, 1, 1</column>
<column name="max_1_fu_617_p3">select, 0, 0, 32, 1, 32</column>
<column name="max_3_fu_629_p3">select, 0, 0, 32, 1, 32</column>
<column name="max_4_fu_642_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln20_1_fu_278_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln20_fu_264_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_126">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_130">9, 2, 64, 128</column>
<column name="j_1_fu_122">9, 2, 31, 62</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln20_3_reg_716">38, 0, 46, 8</column>
<column name="add_ln20_5_reg_735">42, 0, 46, 4</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="empty_42_reg_740">42, 0, 47, 5</column>
<column name="empty_43_reg_745">42, 0, 47, 5</column>
<column name="first_iter_0_reg_721">1, 0, 1, 0</column>
<column name="gmem_addr_6_reg_759">64, 0, 64, 0</column>
<column name="gmem_addr_7_reg_765">64, 0, 64, 0</column>
<column name="i_fu_126">32, 0, 32, 0</column>
<column name="icmp_ln20_reg_696">1, 0, 1, 0</column>
<column name="icmp_ln21_1_reg_750">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_130">64, 0, 64, 0</column>
<column name="j_1_fu_122">31, 0, 31, 0</column>
<column name="max_3_reg_789">32, 0, 32, 0</column>
<column name="max_4_reg_795">32, 0, 32, 0</column>
<column name="p_add14_reg_730">38, 0, 47, 9</column>
<column name="p_add21_reg_725">38, 0, 47, 9</column>
<column name="reg_207">32, 0, 32, 0</column>
<column name="select_ln20_1_reg_706">32, 0, 32, 0</column>
<column name="select_ln20_reg_700">31, 0, 31, 0</column>
<column name="sext_ln21_mid2_v_reg_754">62, 0, 62, 0</column>
<column name="val_7_reg_777">32, 0, 32, 0</column>
<column name="val_reg_783">32, 0, 32, 0</column>
<column name="zext_ln20_cast_reg_691">32, 0, 64, 32</column>
<column name="icmp_ln21_1_reg_750">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="div2_i">in, 32, ap_none, div2_i, scalar</column>
<column name="bound">in, 64, ap_none, bound, scalar</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="zext_ln20">in, 32, ap_none, zext_ln20, scalar</column>
<column name="max_out">in, 64, ap_none, max_out, scalar</column>
</table>
</item>
</section>
</profile>
