// Seed: 1429251117
`default_nettype id_2
`define pp_4 0
`define pp_5 0
module module_0 (
    output logic id_0,
    output wire  id_1,
    input  wire  id_2,
    output wire  id_3
);
  wire id_4;
  assign id_0 = 1;
  assign id_3 = id_4;
  assign id_4 = 1 ? id_2[1] : id_2;
  assign id_1 = id_2;
endmodule
