{"gems":{"name":"rggen-systemverilog","downloads":51351,"version":"0.34.0","version_created_at":"2025-01-23T14:55:32.169Z","version_downloads":1,"platform":"ruby","authors":"Taichi Ishitani","info":"SystemVerilog RTL and UVM RAL model generators for RgGen.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-systemverilog","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"617325c6461ae273f3504a8604a84d29c4d367845bed2456b7c28c04f669df01","spec_sha":"26113a8c2ea597c8711d5203376ba3338a4c46ff3e0a56de50552745a088c58f","project_uri":"https://rubygems.org/gems/rggen-systemverilog","gem_uri":"https://rubygems.org/gems/rggen-systemverilog-0.34.0.gem","homepage_uri":"https://github.com/rggen/rggen-systemverilog","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-systemverilog","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-systemverilog"}