Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: DMA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DMA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DMA"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DMA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\data_counter.vhd" into library work
Parsing entity <data_counter>.
Parsing architecture <Behavioral> of entity <data_counter>.
Parsing VHDL file "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\DMA.vhd" into library work
Parsing entity <DMA>.
Parsing architecture <Behavioral> of entity <dma>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DMA> (architecture <Behavioral>) from library <work>.

Elaborating entity <data_counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\DMA.vhd" Line 101: ff_count should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\DMA.vhd" Line 205. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DMA>.
    Related source file is "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\DMA.vhd".
WARNING:Xst:647 - Input <RX_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ACK_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_RDY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit Read Only RAM for signal <count[2]_GND_4_o_Mux_14_o>
    Found 8x7-bit Read Only RAM for signal <_n0139>
    Found 1-bit 3-to-1 multiplexer for signal <READY> created at line 148.
    Found 1-bit 4-to-1 multiplexer for signal <enable_counter> created at line 148.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_count[2]_Mux_30_o> created at line 148.
WARNING:Xst:737 - Found 1-bit latch for signal <DMA_RQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Address<7>> created at line 135
    Found 1-bit tristate buffer for signal <Address<6>> created at line 135
    Found 1-bit tristate buffer for signal <Address<5>> created at line 135
    Found 1-bit tristate buffer for signal <Address<4>> created at line 135
    Found 1-bit tristate buffer for signal <Address<3>> created at line 135
    Found 1-bit tristate buffer for signal <Address<2>> created at line 135
    Found 1-bit tristate buffer for signal <Address<1>> created at line 135
    Found 1-bit tristate buffer for signal <Address<0>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 135
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 135
    Found 1-bit tristate buffer for signal <Write_en> created at line 135
    Found 1-bit tristate buffer for signal <OE> created at line 135
    Summary:
	inferred   2 RAM(s).
	inferred   1 Latch(s).
	inferred  11 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <DMA> synthesized.

Synthesizing Unit <data_counter>.
    Related source file is "C:\Users\dsed12\Desktop\DSED\Practica 3\PIC\data_counter.vhd".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <cuenta>.
    Found 3-bit adder for signal <cuenta[2]_GND_7_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <data_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DMA>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_count[2]_GND_4_o_Mux_14_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<2:1>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0139> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DMA> synthesized (advanced).

Synthesizing (advanced) Unit <data_counter>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <data_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 tx         | 01
 wait_buses | 10
 rx         | 11
------------------------

Optimizing unit <DMA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DMA, actual ratio is 0.
FlipFlop current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop current_state_FSM_FFd2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DMA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 28
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 13
#      LUT6                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 10
#      FD                          : 3
#      FDC                         : 6
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 17
#      IOBUF                       : 8
#      OBUF                        : 12
#      OBUFT                       : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  18224     0%  
 Number of Slice LUTs:                   26  out of   9112     0%  
    Number used as Logic:                26  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      19  out of     28    67%  
   Number with an unused LUT:             2  out of     28     7%  
   Number of fully used LUT-FF pairs:     7  out of     28    25%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  48  out of    232    20%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------------+------------------------+-------+
current_state[1]_count[2]_Mux_98_o(Mmux_current_state[1]_count[2]_Mux_98_o11:O)| NONE(*)(DMA_RQ)        | 1     |
Clk                                                                            | BUFGP                  | 9     |
-------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.928ns (Maximum Frequency: 518.672MHz)
   Minimum input arrival time before clock: 3.538ns
   Maximum output required time after clock: 5.460ns
   Maximum combinational path delay: 5.296ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.928ns (frequency: 518.672MHz)
  Total number of paths / destination ports: 21 / 9
-------------------------------------------------------------------------
Delay:               1.928ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       current_state_FSM_FFd2 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: current_state_FSM_FFd2 to current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.176  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT5:I3->O            4   0.203   0.000  current_state_FSM_FFd2-In1 (current_state_FSM_FFd2-In)
     FDC:D                     0.102          current_state_FSM_FFd2
    ----------------------------------------
    Total                      1.928ns (0.752ns logic, 1.176ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 52 / 12
-------------------------------------------------------------------------
Offset:              3.538ns (Levels of Logic = 3)
  Source:            FF_Count<5> (PAD)
  Destination:       current_state_FSM_FFd2 (FF)
  Destination Clock: Clk rising

  Data Path: FF_Count<5> to current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  FF_Count_5_IBUF (FF_Count_5_IBUF)
     LUT6:I0->O            2   0.203   0.864  GND_4_o_FF_Count[5]_equal_2_o<5>1 (GND_4_o_FF_Count[5]_equal_2_o)
     LUT5:I1->O            4   0.203   0.000  current_state_FSM_FFd2-In1 (current_state_FSM_FFd2-In)
     FDC:D                     0.102          current_state_FSM_FFd2
    ----------------------------------------
    Total                      3.538ns (1.730ns logic, 1.808ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 115 / 29
-------------------------------------------------------------------------
Offset:              5.460ns (Levels of Logic = 2)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       Address<7> (PAD)
  Source Clock:      Clk rising

  Data Path: current_state_FSM_FFd1 to Address<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.447   1.437  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     LUT5:I0->O            8   0.203   0.802  current_state[1]_count[2]_Mux_30_o_inv1 (current_state[1]_count[2]_Mux_30_o_inv)
     OBUFT:T->O                2.571          Address_7_OBUFT (Address<7>)
    ----------------------------------------
    Total                      5.460ns (3.221ns logic, 2.239ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state[1]_count[2]_Mux_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            DMA_RQ (LATCH)
  Destination:       DMA_RQ (PAD)
  Source Clock:      current_state[1]_count[2]_Mux_98_o falling

  Data Path: DMA_RQ to DMA_RQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  DMA_RQ (DMA_RQ_OBUF)
     OBUF:I->O                 2.571          DMA_RQ_OBUF (DMA_RQ)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               5.296ns (Levels of Logic = 3)
  Source:            Send_comm (PAD)
  Destination:       READY (PAD)

  Data Path: Send_comm to READY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  Send_comm_IBUF (Send_comm_IBUF)
     LUT6:I4->O            1   0.203   0.579  Mmux_READY11 (READY_OBUF)
     OBUF:I->O                 2.571          READY_OBUF (READY)
    ----------------------------------------
    Total                      5.296ns (3.996ns logic, 1.300ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock current_state[1]_count[2]_Mux_98_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    2.124|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.86 secs
 
--> 

Total memory usage is 257468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

