#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep  7 14:57:21 2018
# Process ID: 3828
# Current directory: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1344 C:\Users\Adrian\Desktop\FPGA_GigabitTx-master\gigabit_tx.xpr
# Log file: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/vivado.log
# Journal file: C:/Users/Adrian/Desktop/FPGA_GigabitTx-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/gigabit_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
file mkdir C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new
close [ open C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new/top_test.v w ]
add_files C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.srcs/sources_1/new/top_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
add_files -norecurse {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/SR_mod.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/SB_MC_mod.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/Wh_key.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/aes_block_top.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/AES_top.v C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/hdl/xor_mod.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Adrian/Desktop/FPGA_GigabitTx-master/gigabit_tx.runs/impl_1/TOP.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw
close_design
close_project
open_project {E:/Users/Adrian/Desktop/Nowy AES/AES_test/test.xpr}
launch_simulation
source tb.tcl
update_compile_order -fileset sources_1
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
close_project
open_project {E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/compact_AES.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {E:/Users/Adrian/Desktop/Nowy AES/AES_HDL/AES/tb_behav.wcfg}
source tb.tcl
run 100 us
close_sim
