{
  "name": "core_arch::x86::avx512f::_mm512_reduce_mul_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_extractf64x4_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extract 256 bits (composed of 4 packed double-precision (64-bit) floating-point elements) from a, selected with imm8, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_extractf64x4_pd&expand=2454)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_mul_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Multiplies packed double-precision (64-bit) floating-point elements\n in `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mul_pd)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_extractf128_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts 128 bits (composed of 2 packed double-precision (64-bit)\n floating-point elements) from `a`, selected with `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_extractf128_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "core_arch::x86::sse2::_mm_mul_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Multiplies packed double-precision (64-bit) floating-point elements in `a`\n and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mul_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "intrinsics::simd::simd_extract": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts an element from a vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be const and in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": 9203,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:33350:1: 33359:2",
  "src": "pub fn _mm512_reduce_mul_pd(a: __m512d) -> f64 {\n    unsafe {\n        let a = _mm256_mul_pd(\n            _mm512_extractf64x4_pd::<0>(a),\n            _mm512_extractf64x4_pd::<1>(a),\n        );\n        let a = _mm_mul_pd(_mm256_extractf128_pd::<0>(a), _mm256_extractf128_pd::<1>(a));\n        simd_extract!(a, 0, f64) * simd_extract!(a, 1, f64)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_reduce_mul_pd(_1: core_arch::x86::__m512d) -> f64 {\n    let mut _0: f64;\n    let  _2: core_arch::x86::__m256d;\n    let mut _3: core_arch::x86::__m256d;\n    let mut _4: core_arch::x86::__m256d;\n    let  _5: core_arch::x86::__m128d;\n    let mut _6: core_arch::x86::__m128d;\n    let mut _7: core_arch::x86::__m128d;\n    let mut _8: f64;\n    let mut _9: f64;\n    debug a => _1;\n    debug a => _2;\n    debug a => _5;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512f::_mm512_extractf64x4_pd::<0>(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512f::_mm512_extractf64x4_pd::<1>(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _2 = core_arch::x86::avx::_mm256_mul_pd(move _3, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_6);\n        _6 = core_arch::x86::avx::_mm256_extractf128_pd::<0>(_2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_7);\n        _7 = core_arch::x86::avx::_mm256_extractf128_pd::<1>(_2) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _5 = core_arch::x86::sse2::_mm_mul_pd(move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = intrinsics::simd::simd_extract::<core_arch::x86::__m128d, f64>(_5, core_arch::x86::avx512f::_mm512_reduce_mul_pd::{constant#4}) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_extract::<core_arch::x86::__m128d, f64>(_5, core_arch::x86::avx512f::_mm512_reduce_mul_pd::{constant#5}) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _0 = Mul(move _8, move _9);\n        StorageDead(_9);\n        StorageDead(_8);\n        return;\n    }\n}\n",
  "doc": " Reduce the packed double-precision (64-bit) floating-point elements in a by multiplication. Returns the product of all elements in a.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_reduce_mul_pd&expand=4604)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}