Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cenema/Desktop/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto baf12c9cc79b4d8f8e51ebe83caf142e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot n_k2ProcessorV1_0_sim_behav xil_defaultlib.n_k2ProcessorV1_0_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'load_data' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:38]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'in' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:55]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:67]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'in2' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv:107]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/imem.sv" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv" Line 1. Module counter_n_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/decoder.sv" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/2x1mux.sv" Line 1. Module mux2x1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/addsub.sv" Line 1. Module addsub doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.n_k2ProcessorV1_0_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot n_k2ProcessorV1_0_sim_behav
