# system info nios_system on 2016.11.28.14:52:23
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1480366290
#
#
# Files generated for nios_system on 2016.11.28.14:52:23
files:
filepath,kind,attributes,module,is_top
simulation/nios_system.v,VERILOG,,nios_system,true
simulation/submodules/nios_system_HEXA.v,VERILOG,,nios_system_HEXA,false
simulation/submodules/nios_system_jtag_uart.v,VERILOG,,nios_system_jtag_uart,false
simulation/submodules/nios_system_nios2_processor.v,VERILOG,,nios_system_nios2_processor,false
simulation/submodules/nios_system_onchip_memory.hex,HEX,,nios_system_onchip_memory,false
simulation/submodules/nios_system_onchip_memory.v,VERILOG,,nios_system_onchip_memory,false
simulation/submodules/nios_system_switches.v,VERILOG,,nios_system_switches,false
simulation/submodules/nios_system_mm_interconnect_0.v,VERILOG,,nios_system_mm_interconnect_0,false
simulation/submodules/nios_system_irq_mapper.sv,SYSTEM_VERILOG,,nios_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/nios_system_nios2_processor_cpu.sdc,SDC,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu.vo,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_bht_ram.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_bht_ram.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_bht_ram.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_dc_tag_ram.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_dc_tag_ram.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_dc_tag_ram.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_debug_slave_sysclk.v,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_debug_slave_tck.v,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_debug_slave_wrapper.v,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ic_tag_ram.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ic_tag_ram.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ic_tag_ram.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_mult_cell.v,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_nios2_waves.do,OTHER,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ociram_default_contents.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ociram_default_contents.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_ociram_default_contents.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_a.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_a.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_a.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_b.dat,DAT,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_b.hex,HEX,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_rf_ram_b.mif,MIF,,nios_system_nios2_processor_cpu,false
simulation/submodules/nios_system_nios2_processor_cpu_test_bench.v,VERILOG,,nios_system_nios2_processor_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router,false
simulation/submodules/nios_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_001,false
simulation/submodules/nios_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_002,false
simulation/submodules/nios_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_003,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_system.HEXA,nios_system_HEXA
nios_system.HEXB,nios_system_HEXA
nios_system.LEDs,nios_system_HEXA
nios_system.jtag_uart,nios_system_jtag_uart
nios_system.nios2_processor,nios_system_nios2_processor
nios_system.nios2_processor.cpu,nios_system_nios2_processor_cpu
nios_system.onchip_memory,nios_system_onchip_memory
nios_system.switches,nios_system_switches
nios_system.mm_interconnect_0,nios_system_mm_interconnect_0
nios_system.mm_interconnect_0.nios2_processor_data_master_translator,altera_merlin_master_translator
nios_system.mm_interconnect_0.nios2_processor_instruction_master_translator,altera_merlin_master_translator
nios_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.nios2_processor_debug_mem_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.HEXA_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.HEXB_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.nios2_processor_data_master_agent,altera_merlin_master_agent
nios_system.mm_interconnect_0.nios2_processor_instruction_master_agent,altera_merlin_master_agent
nios_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.nios2_processor_debug_mem_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.HEXA_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.HEXB_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.nios2_processor_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.HEXA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.HEXB_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.router,nios_system_mm_interconnect_0_router
nios_system.mm_interconnect_0.router_001,nios_system_mm_interconnect_0_router_001
nios_system.mm_interconnect_0.router_002,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_005,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_006,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_007,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_008,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_003,nios_system_mm_interconnect_0_router_003
nios_system.mm_interconnect_0.router_004,nios_system_mm_interconnect_0_router_003
nios_system.mm_interconnect_0.nios2_processor_data_master_limiter,altera_merlin_traffic_limiter
nios_system.mm_interconnect_0.nios2_processor_instruction_master_limiter,altera_merlin_traffic_limiter
nios_system.mm_interconnect_0.cmd_demux,nios_system_mm_interconnect_0_cmd_demux
nios_system.mm_interconnect_0.cmd_demux_001,nios_system_mm_interconnect_0_cmd_demux_001
nios_system.mm_interconnect_0.cmd_mux,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_003,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_004,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_005,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_006,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_001,nios_system_mm_interconnect_0_cmd_mux_001
nios_system.mm_interconnect_0.cmd_mux_002,nios_system_mm_interconnect_0_cmd_mux_001
nios_system.mm_interconnect_0.rsp_demux,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_003,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_004,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_005,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_006,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_001,nios_system_mm_interconnect_0_rsp_demux_001
nios_system.mm_interconnect_0.rsp_demux_002,nios_system_mm_interconnect_0_rsp_demux_001
nios_system.mm_interconnect_0.rsp_mux,nios_system_mm_interconnect_0_rsp_mux
nios_system.mm_interconnect_0.rsp_mux_001,nios_system_mm_interconnect_0_rsp_mux_001
nios_system.mm_interconnect_0.avalon_st_adapter,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_001,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_002,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_003,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_004,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_005,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_006,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.irq_mapper,nios_system_irq_mapper
nios_system.rst_controller,altera_reset_controller
nios_system.rst_controller_001,altera_reset_controller
