Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun  8 17:39:40 2021
| Host         : DESKTOP-1EQODFR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file C:/Users/llore/Desktop/a2_ADS/LABS/Lab6-Project-all-mods-2og/timing.txt
| Design       : lab5v2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

SW0
SW1
SW6
SW7
sdata1
temp_down
temp_up
trigger_down
trigger_n_p
trigger_up

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

blue[0]
blue[1]
blue[2]
blue[3]
green[0]
green[1]
green[2]
green[3]
hsync
ncs
red[0]
red[1]
red[2]
red[3]
sclk
vsync

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.650        0.000                      0                 4519        0.033        0.000                      0                 4519        3.520        0.000                       0                  1879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.650        0.000                      0                 4519        0.033        0.000                      0                 4519        3.520        0.000                       0                  1879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 4.369ns (54.234%)  route 3.687ns (45.766%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.322    10.120    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X54Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/I4
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.244 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/O
                         net (fo=4, routed)           0.841    11.085    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.058    11.735    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 4.369ns (54.339%)  route 3.671ns (45.661%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.322    10.120    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X54Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/I4
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.244 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/O
                         net (fo=4, routed)           0.826    11.070    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.067    11.726    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 4.369ns (54.720%)  route 3.615ns (45.280%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.310    10.108    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X55Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/I4
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.232 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/O
                         net (fo=4, routed)           0.782    11.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.067    11.726    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 4.369ns (55.010%)  route 3.573ns (44.990%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.322    10.120    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X54Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/I4
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.244 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/O
                         net (fo=4, routed)           0.728    10.972    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.081    11.712    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 4.369ns (55.010%)  route 3.573ns (44.990%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.322    10.120    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X54Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/I4
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.244 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1/O
                         net (fo=4, routed)           0.728    10.972    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green[3]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.061    11.732    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 4.245ns (53.488%)  route 3.691ns (46.512%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 11.717 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.310     9.634    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X56Y81                                                      f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1/I1
    SLICE_X56Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.758 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1/O
                         net (fo=4, routed)           1.207    10.966    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.538    11.717    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/C
                         clock pessimism              0.229    11.946    
                         clock uncertainty           -0.140    11.806    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.067    11.739    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 4.369ns (55.274%)  route 3.535ns (44.726%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.310    10.108    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X55Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/I4
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.232 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/O
                         net (fo=4, routed)           0.702    10.934    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.081    11.712    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 4.369ns (55.248%)  route 3.539ns (44.752%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.310    10.108    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X55Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/I4
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.232 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/O
                         net (fo=4, routed)           0.705    10.938    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.058    11.735    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 4.245ns (53.597%)  route 3.675ns (46.403%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 11.717 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.310     9.634    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X56Y81                                                      f  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1/I1
    SLICE_X56Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.758 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1/O
                         net (fo=4, routed)           1.191    10.950    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_1_n_0
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.538    11.717    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.229    11.946    
                         clock uncertainty           -0.140    11.806    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.058    11.748    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 4.369ns (56.090%)  route 3.420ns (43.910%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 11.704 - 9.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.735     3.029    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.483 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/DOBDO[8]
                         net (fo=3, routed)           0.971     6.454    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/DOBDO[3]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/I0
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_9/O
                         net (fo=1, routed)           0.000     6.578    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg_0[0]
    SLICE_X54Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/S[0]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.186 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/i__carry_i_4__5/O[3]
                         net (fo=1, routed)           0.737     7.923    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/O[2]
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/I0
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     8.230 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000     8.230    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/i__carry_i_1__5_n_0
    SLICE_X54Y79                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/S[2]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.548 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry/CO[2]
                         net (fo=3, routed)           0.466     9.014    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/eqOp_inferred__9/i__carry_n_1
    SLICE_X57Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/I3
    SLICE_X57Y80         LUT6 (Prop_lut6_I3_O)        0.310     9.324 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3/O
                         net (fo=2, routed)           0.350     9.674    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue[3]_i_3_n_0
    SLICE_X57Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/I4
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.798 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5/O
                         net (fo=2, routed)           0.310    10.108    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_5_n_0
    SLICE_X55Y81                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/I4
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.232 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1/O
                         net (fo=4, routed)           0.587    10.819    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red[3]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.525    11.704    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.229    11.933    
                         clock uncertainty           -0.140    11.793    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)       -0.061    11.732    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.606%)  route 0.096ns (31.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.639     0.975    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.096     1.235    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X45Y99                                                      r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/I1
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.280 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.280    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X45Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.825     1.191    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.575     0.911    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.156    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.843     1.209    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.933%)  route 0.113ns (35.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.639     0.975    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.113     1.252    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X47Y99                                                      r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/I1
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.297    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X47Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.825     1.191    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.313%)  route 0.139ns (42.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.639     0.975    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.139     1.255    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/slv_reg2[23]
    SLICE_X45Y99                                                      r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/I5
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.300 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.300    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X45Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.825     1.191    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.557     0.893    lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.112     1.146    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y93         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.825     1.191    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.556     0.892    lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.114     1.133    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y88         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.823     1.189    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.038    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.557     0.893    lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.140    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.824     1.190    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.039    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.556     0.892    lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  lab5v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.119     1.139    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y89         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.823     1.189    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.034    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.556     0.892    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.054     1.087    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X46Y96                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/I2
    SLICE_X46Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.132    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X46Y96         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.824     1.190    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.121     1.026    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.656     0.992    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    lab5v2_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lab5v2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.885     1.251    lab5v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lab5v2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X3Y15    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X3Y15    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X40Y81    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X40Y81    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X40Y81    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X40Y81    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X40Y81    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X53Y76    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.000       8.000      SLICE_X52Y77    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/addr_out_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X38Y103   lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y93    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X30Y104   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y100   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y100   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y102   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y102   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y102   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y102   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.500       3.520      SLICE_X26Y102   lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X26Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X26Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X26Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X26Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y89    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y90    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X30Y90    lab5v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.124ns (6.788%)  route 1.703ns (93.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104                                                     f  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X32Y104        FDRE                                         r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.653     2.832    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.045ns (6.243%)  route 0.676ns (93.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.676     0.676    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104                                                     f  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.721 r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     0.721    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X32Y104        FDRE                                         r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.911     1.277    lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  lab5v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.353ns  (logic 0.518ns (38.285%)  route 0.835ns (61.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.703     2.997    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/Q
                         net (fo=1, routed)           0.835     4.350    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X48Y85         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.472     2.651    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.869ns  (logic 0.518ns (59.583%)  route 0.351ns (40.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.631     2.925    lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/Q
                         net (fo=1, routed)           0.351     3.794    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.459     2.638    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.912%)  route 0.114ns (41.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.547     0.883    lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/Q
                         net (fo=1, routed)           0.114     1.161    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.813     1.179    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.943%)  route 0.366ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.571     0.907    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/q_reg/Q
                         net (fo=1, routed)           0.366     1.437    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X48Y85         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.819     1.185    lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  lab5v2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.815ns  (logic 4.124ns (46.786%)  route 4.691ns (53.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.701     2.995    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X59Y81         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.691     8.105    lopt
    Y21                                                               r  blue_OBUF[0]_inst/I
    Y21                  OBUF (Prop_obuf_I_O)         3.705    11.810 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.810    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/ncs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ncs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.138ns (47.752%)  route 4.527ns (52.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.640     2.934    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X38Y80         FDSE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDSE (Prop_fdse_C_Q)         0.518     3.452 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/ncs_reg/Q
                         net (fo=2, routed)           4.527     7.979    ncs_OBUF
    AB11                                                              r  ncs_OBUF_inst/I
    AB11                 OBUF (Prop_obuf_I_O)         3.620    11.599 r  ncs_OBUF_inst/O
                         net (fo=0)                   0.000    11.599    ncs
    AB11                                                              r  ncs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.009ns (46.770%)  route 4.563ns (53.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.699     2.993    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X56Y79         FDSE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDSE (Prop_fdse_C_Q)         0.456     3.449 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           4.563     8.012    lopt_13
    Y19                                                               r  vsync_OBUF_inst/I
    Y19                  OBUF (Prop_obuf_I_O)         3.553    11.566 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.566    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sclk_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 4.029ns (46.727%)  route 4.593ns (53.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.639     2.933    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X39Y79         FDSE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.456     3.389 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sclk_reg/Q
                         net (fo=2, routed)           4.593     7.982    sclk_OBUF
    AA8                                                               r  sclk_OBUF_inst/I
    AA8                  OBUF (Prop_obuf_I_O)         3.573    11.555 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.555    sclk
    AA8                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 3.987ns (46.605%)  route 4.568ns (53.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.701     2.995    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X56Y81         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.568     8.019    lopt_1
    Y20                                                               r  blue_OBUF[1]_inst/I
    Y20                  OBUF (Prop_obuf_I_O)         3.531    11.550 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.550    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.014ns (47.919%)  route 4.363ns (52.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.696     2.990    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.363     7.809    lopt_6
    AB21                                                              r  green_OBUF[2]_inst/I
    AB21                 OBUF (Prop_obuf_I_O)         3.558    11.367 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.367    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.003ns (48.881%)  route 4.186ns (51.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.696     2.990    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/Q
                         net (fo=1, routed)           4.186     7.632    green_OBUF[0]
    AA21                                                              r  green_OBUF[3]_inst/I
    AA21                 OBUF (Prop_obuf_I_O)         3.547    11.179 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.179    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 3.997ns (48.934%)  route 4.171ns (51.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.701     2.995    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X57Y81         FDSE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDSE (Prop_fdse_C_Q)         0.456     3.451 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/Q
                         net (fo=1, routed)           4.171     7.622    lopt_8
    AA19                                                              r  hsync_OBUF_inst/I
    AA19                 OBUF (Prop_obuf_I_O)         3.541    11.163 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.163    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.003ns (49.030%)  route 4.161ns (50.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.696     2.990    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.161     7.607    lopt_5
    AA22                                                              r  green_OBUF[1]_inst/I
    AA22                 OBUF (Prop_obuf_I_O)         3.547    11.154 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.154    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 3.985ns (48.815%)  route 4.178ns (51.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.696     2.990    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/Q
                         net (fo=1, routed)           4.178     7.624    red_OBUF[0]
    V18                                                               r  red_OBUF[3]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         3.529    11.153 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.153    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.389ns (54.148%)  route 1.176ns (45.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.578     0.914    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.176     2.231    lopt_2
    AB20                                                              r  blue_OBUF[2]_inst/I
    AB20                 OBUF (Prop_obuf_I_O)         1.248     3.479 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.479    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.353ns (50.520%)  route 1.325ns (49.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.325     2.368    lopt_11
    V19                                                               r  red_OBUF[2]_inst/I
    V19                  OBUF (Prop_obuf_I_O)         1.212     3.580 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.580    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.378ns (48.583%)  route 1.459ns (51.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.578     0.914    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y59         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/blue_reg[3]/Q
                         net (fo=1, routed)           1.459     2.513    blue_OBUF[0]
    AB19                                                              r  blue_OBUF[3]_inst/I
    AB19                 OBUF (Prop_obuf_I_O)         1.237     3.751 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.751    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.383ns (48.470%)  route 1.470ns (51.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.570     0.906    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X57Y81         FDSE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/hsync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.470     2.517    lopt_8
    AA19                                                              r  hsync_OBUF_inst/I
    AA19                 OBUF (Prop_obuf_I_O)         1.242     3.759 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.759    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.357ns (46.349%)  route 1.571ns (53.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.571     2.614    lopt_10
    U20                                                               r  red_OBUF[1]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         1.216     3.830 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.830    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.398ns (47.522%)  route 1.544ns (52.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.544     2.588    lopt_4
    AB22                                                              r  green_OBUF[0]_inst/I
    AB22                 OBUF (Prop_obuf_I_O)         1.257     3.845 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.845    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.944ns  (logic 1.379ns (46.856%)  route 1.564ns (53.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.564     2.608    lopt_9
    V20                                                               r  red_OBUF[0]_inst/I
    V20                  OBUF (Prop_obuf_I_O)         1.238     3.846 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.371ns (46.543%)  route 1.574ns (53.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X60Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/red_reg[3]/Q
                         net (fo=1, routed)           1.574     2.618    red_OBUF[0]
    V18                                                               r  red_OBUF[3]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         1.230     3.847 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.847    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.389ns (46.866%)  route 1.574ns (53.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.574     2.618    lopt_5
    AA22                                                              r  green_OBUF[1]_inst/I
    AA22                 OBUF (Prop_obuf_I_O)         1.248     3.866 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.866    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.389ns (46.758%)  route 1.581ns (53.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.137ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.567     0.903    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/s00_axi_aclk
    SLICE_X61Y76         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/vga/green_reg[3]/Q
                         net (fo=1, routed)           1.581     2.625    green_OBUF[0]
    AA21                                                              r  green_OBUF[3]_inst/I
    AA21                 OBUF (Prop_obuf_I_O)         1.248     3.872 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.872    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.667ns (26.170%)  route 4.703ns (73.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.703     6.246    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X42Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[11]_i_1/I0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.370 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[11]_i_1/O
                         net (fo=1, routed)           0.000     6.370    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[11]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[11]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.667ns (26.211%)  route 4.693ns (73.789%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.693     6.236    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X42Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[6]_i_1/I0
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.360 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[6]_i_1/O
                         net (fo=1, routed)           0.000     6.360    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[6]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[6]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.667ns (26.583%)  route 4.604ns (73.417%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.604     6.147    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[5]_i_1/I0
    SLICE_X43Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.271 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[5]_i_1/O
                         net (fo=1, routed)           0.000     6.271    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[5]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[5]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 1.667ns (27.323%)  route 4.434ns (72.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.434     5.977    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[10]_i_1/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.101 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[10]_i_1/O
                         net (fo=1, routed)           0.000     6.101    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[10]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[10]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.667ns (27.856%)  route 4.317ns (72.144%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.317     5.860    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X42Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[3]_i_1/I0
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[3]_i_1/O
                         net (fo=1, routed)           0.000     5.984    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[3]_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.468     2.647    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X42Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[3]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.983ns  (logic 1.667ns (27.860%)  route 4.316ns (72.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.316     5.859    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X42Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[8]_i_1/I0
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.983 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[8]_i_1/O
                         net (fo=1, routed)           0.000     5.983    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[8]_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.468     2.647    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X42Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[8]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.981ns  (logic 1.667ns (27.870%)  route 4.314ns (72.130%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.314     5.857    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[1]_i_1/I0
    SLICE_X43Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.981 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[1]_i_1/O
                         net (fo=1, routed)           0.000     5.981    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[1]_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.468     2.647    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[1]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 1.667ns (27.914%)  route 4.305ns (72.086%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.305     5.848    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X42Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[4]_i_1/I0
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.972 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[4]_i_1/O
                         net (fo=1, routed)           0.000     5.972    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[4]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X42Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[4]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.667ns (28.003%)  route 4.286ns (71.997%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.286     5.829    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[7]_i_1/I0
    SLICE_X43Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.953 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[7]_i_1/O
                         net (fo=1, routed)           0.000     5.953    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[7]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[7]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 1.667ns (28.008%)  route 4.285ns (71.992%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         1.543     1.543 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          4.285     5.828    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y78                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[9]_i_1/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[9]_i_1/O
                         net (fo=1, routed)           0.000     5.952    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[9]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        1.467     2.646    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.423%)  route 1.192ns (86.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    M15                                                               r  SW7_IBUF_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           1.192     1.377    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale[1]
    SLICE_X55Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.840     1.206    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X55Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[1]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.183ns (12.255%)  route 1.313ns (87.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                                                               r  SW1_IBUF_inst/I
    G22                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  SW1_IBUF_inst/O
                         net (fo=1, routed)           1.313     1.496    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale[1]
    SLICE_X54Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.840     1.206    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X54Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[1]/C

Slack:                    inf
  Source:                 trigger_n_p
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/slope_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.162ns (10.097%)  route 1.444ns (89.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  trigger_n_p (IN)
                         net (fo=0)                   0.000     0.000    trigger_n_p
    P16                                                               r  trigger_n_p_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  trigger_n_p_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.606    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/trigger_n_p
    SLICE_X54Y77         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/slope_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.832     1.198    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X54Y77         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/slope_reg/C

Slack:                    inf
  Source:                 temp_down
                            (input port)
  Destination:            lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.204ns (12.567%)  route 1.423ns (87.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  temp_down (IN)
                         net (fo=0)                   0.000     0.000    temp_down
    N15                                                               r  temp_down_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  temp_down_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.627    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/dd
    SLICE_X54Y83         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.838     1.204    lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  lab5v2_i/ddff_0/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.201ns (12.264%)  route 1.435ns (87.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                                                               r  SW0_IBUF_inst/I
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.435     1.635    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale[0]
    SLICE_X54Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.840     1.206    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X54Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/vscale_r_reg[0]/C

Slack:                    inf
  Source:                 temp_up
                            (input port)
  Destination:            lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.173ns (9.521%)  route 1.648ns (90.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  temp_up (IN)
                         net (fo=0)                   0.000     0.000    temp_up
    R18                                                               r  temp_up_IBUF_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  temp_up_IBUF_inst/O
                         net (fo=1, routed)           1.648     1.822    lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/dd
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.813     1.179    lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  lab5v2_i/ddff_1/U0/ddff_v1_0_S00_AXI_inst/ddff_instance/qq_reg/C

Slack:                    inf
  Source:                 trigger_down
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.187ns (10.041%)  route 1.673ns (89.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  trigger_down (IN)
                         net (fo=0)                   0.000     0.000    trigger_down
    R16                                                               r  trigger_down_IBUF_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  trigger_down_IBUF_inst/O
                         net (fo=1, routed)           1.673     1.860    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/trigger_down
    SLICE_X54Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.833     1.199    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X54Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/down_reg/C

Slack:                    inf
  Source:                 trigger_up
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.183ns (9.773%)  route 1.694ns (90.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  trigger_up (IN)
                         net (fo=0)                   0.000     0.000    trigger_up
    T18                                                               r  trigger_up_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  trigger_up_IBUF_inst/O
                         net (fo=1, routed)           1.694     1.877    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/trigger_up
    SLICE_X54Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.833     1.199    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X54Y78         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/up_reg/C

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.168ns (8.386%)  route 1.839ns (91.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                                                               r  SW6_IBUF_inst/I
    H17                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           1.839     2.007    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale[0]
    SLICE_X55Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.840     1.206    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/s00_axi_aclk
    SLICE_X55Y86         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/trigger/hscale_r_reg[0]/C

Slack:                    inf
  Source:                 sdata1
                            (input port)
  Destination:            lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.200ns  (logic 0.355ns (16.141%)  route 1.845ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  sdata1 (IN)
                         net (fo=0)                   0.000     0.000    sdata1
    AB10                                                              r  sdata1_IBUF_inst/I
    AB10                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  sdata1_IBUF_inst/O
                         net (fo=12, routed)          1.845     2.155    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/sdata1
    SLICE_X43Y80                                                      r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[0]_i_1/I0
    SLICE_X43Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.200 r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[0]_i_1/O
                         net (fo=1, routed)           0.000     2.200    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa[0]_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16                                                    r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1879, routed)        0.814     1.180    lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/s00_axi_aclk
    SLICE_X43Y80         FDRE                                         r  lab5v2_i/acquire_and_plot_0/U0/acquire_and_plot_v1_0_S00_AXI_inst/acquire_and_plot_instance/adc/dataa_reg[0]/C





