###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85047   # Number of WRITE/WRITEP commands
num_reads_done                 =       770900   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       590255   # Number of read row buffer hits
num_read_cmds                  =       770897   # Number of READ/READP commands
num_writes_done                =        85048   # Number of read requests issued
num_write_row_hits             =        44281   # Number of write row buffer hits
num_act_cmds                   =       222358   # Number of ACT commands
num_pre_cmds                   =       222327   # Number of PRE commands
num_ondemand_pres              =       197839   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9417594   # Cyles of rank active rank.0
rank_active_cycles.1           =      9108342   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       582406   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       891658   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       803650   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10822   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5075   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3683   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1562   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1884   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3105   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2536   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          908   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1291   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21432   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           44   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =          142   # Write cmd latency (cycles)
write_latency[80-99]           =          308   # Write cmd latency (cycles)
write_latency[100-119]         =          430   # Write cmd latency (cycles)
write_latency[120-139]         =          750   # Write cmd latency (cycles)
write_latency[140-159]         =         1083   # Write cmd latency (cycles)
write_latency[160-179]         =         1627   # Write cmd latency (cycles)
write_latency[180-199]         =         2148   # Write cmd latency (cycles)
write_latency[200-]            =        78478   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       280419   # Read request latency (cycles)
read_latency[40-59]            =        94315   # Read request latency (cycles)
read_latency[60-79]            =       111056   # Read request latency (cycles)
read_latency[80-99]            =        51035   # Read request latency (cycles)
read_latency[100-119]          =        38903   # Read request latency (cycles)
read_latency[120-139]          =        32897   # Read request latency (cycles)
read_latency[140-159]          =        21899   # Read request latency (cycles)
read_latency[160-179]          =        17183   # Read request latency (cycles)
read_latency[180-199]          =        13775   # Read request latency (cycles)
read_latency[200-]             =       109415   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.24555e+08   # Write energy
read_energy                    =  3.10826e+09   # Read energy
act_energy                     =  6.08371e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.79555e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.27996e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87658e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68361e+09   # Active standby energy rank.1
average_read_latency           =      117.827   # Average read request latency (cycles)
average_interarrival           =      11.6828   # Average request interarrival latency (cycles)
total_energy                   =  1.71136e+10   # Total energy (pJ)
average_power                  =      1711.36   # Average power (mW)
average_bandwidth              =      7.30409   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85646   # Number of WRITE/WRITEP commands
num_reads_done                 =       818552   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       617781   # Number of read row buffer hits
num_read_cmds                  =       818547   # Number of READ/READP commands
num_writes_done                =        85647   # Number of read requests issued
num_write_row_hits             =        46602   # Number of write row buffer hits
num_act_cmds                   =       240945   # Number of ACT commands
num_pre_cmds                   =       240914   # Number of PRE commands
num_ondemand_pres              =       216602   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9287241   # Cyles of rank active rank.0
rank_active_cycles.1           =      9242774   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       712759   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       757226   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       853351   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9964   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4894   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3507   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1516   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1860   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3144   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2473   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          926   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1273   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21292   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           36   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          103   # Write cmd latency (cycles)
write_latency[80-99]           =          246   # Write cmd latency (cycles)
write_latency[100-119]         =          388   # Write cmd latency (cycles)
write_latency[120-139]         =          680   # Write cmd latency (cycles)
write_latency[140-159]         =          950   # Write cmd latency (cycles)
write_latency[160-179]         =         1362   # Write cmd latency (cycles)
write_latency[180-199]         =         1878   # Write cmd latency (cycles)
write_latency[200-]            =        79970   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       274313   # Read request latency (cycles)
read_latency[40-59]            =        95148   # Read request latency (cycles)
read_latency[60-79]            =       115469   # Read request latency (cycles)
read_latency[80-99]            =        54288   # Read request latency (cycles)
read_latency[100-119]          =        41449   # Read request latency (cycles)
read_latency[120-139]          =        35864   # Read request latency (cycles)
read_latency[140-159]          =        25040   # Read request latency (cycles)
read_latency[160-179]          =        19720   # Read request latency (cycles)
read_latency[180-199]          =        16096   # Read request latency (cycles)
read_latency[200-]             =       141159   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.27545e+08   # Write energy
read_energy                    =  3.30038e+09   # Read energy
act_energy                     =  6.59226e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42124e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.63468e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79524e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76749e+09   # Active standby energy rank.1
average_read_latency           =      138.818   # Average read request latency (cycles)
average_interarrival           =      11.0594   # Average request interarrival latency (cycles)
total_energy                   =  1.73601e+10   # Total energy (pJ)
average_power                  =      1736.01   # Average power (mW)
average_bandwidth              =      7.71583   # Average bandwidth
