
ifeq ($(TARGET_CPU), $(filter $(TARGET_CPU), X86 x86_64 R5F))

include $(PRELUDE)
TARGET      := vx_target_kernels_vpac_msc
TARGETTYPE  := library
ifeq ($(TARGET_CPU),R5F)
  ifeq ($(BUILD_VLAB),yes)
    CSOURCES    := vx_vpac_msc_scale_target_sim.c vx_vpac_msc_pyramid_target_sim.c vx_vpac_msc_halfscalegaussian_target_sim.c vx_vpac_msc_multi_scale_output_target_sim.c
    IDIRS       += $(J7_C_MODELS_PATH)/include
  else
    CSOURCES    := vx_vpac_msc_multi_scale_output_target.c vx_vpac_msc_pyramid_target.c vx_vpac_msc_scale_target.c
    IDIRS       += $(PDK_PATH)/packages
    IDIRS       += $(VISION_APPS_PATH)/
    IDIRS       += $(XDCTOOLS_PATH)/packages
    IDIRS       += $(BIOS_PATH)/packages
    DEFS        += SOC_J721E
  endif
else
  CSOURCES    := vx_vpac_msc_scale_target_sim.c vx_vpac_msc_pyramid_target_sim.c vx_vpac_msc_halfscalegaussian_target_sim.c vx_vpac_msc_multi_scale_output_target_sim.c
  IDIRS       += $(J7_C_MODELS_PATH)/include
endif

CSOURCES    += vx_kernels_hwa_target.c
IDIRS       += $(CUSTOM_KERNEL_PATH)/hwa/include
IDIRS       += $(HOST_ROOT)/kernels/include
IDIRS       += $(HOST_ROOT)/kernels/openvx-core/include
IDIRS       += $(VXLIB_PATH)/packages

ifeq ($(TARGET_CPU)$(BUILD_VLAB),R5Fyes)
DEFS += VLAB_HWA
endif

include $(FINALE)

endif
