set a(0-901) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-900 XREFS 21012 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-902) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-900 XREFS 21013 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-903) {NAME asn(acc#13(0))#1 TYPE ASSIGN PAR 0-900 XREFS 21014 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-904) {NAME asn(acc#13(1))#1 TYPE ASSIGN PAR 0-900 XREFS 21015 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-905) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-900 XREFS 21016 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-906) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-900 XREFS 21017 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-907) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-900 XREFS 21018 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-908) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-900 XREFS 21019 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{258 0 0-910 {}}} CYCLES {}}
set a(0-909) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-900 XREFS 21020 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-910 {}}} SUCCS {{259 0 0-910 {}}} CYCLES {}}
set a(0-911) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21021 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-1425 {}}} CYCLES {}}
set a(0-912) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21022 LOC {0 1.0 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {} SUCCS {{258 0 0-1435 {}}} CYCLES {}}
set a(0-913) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21023 LOC {0 1.0 1 1.0 1 1.0 2 0.8079816999999999} PREDS {} SUCCS {{258 0 0-1311 {}}} CYCLES {}}
set a(0-914) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21024 LOC {0 1.0 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {} SUCCS {{258 0 0-1430 {}}} CYCLES {}}
set a(0-915) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21025 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {} SUCCS {{258 0 0-1284 {}}} CYCLES {}}
set a(0-916) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21026 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {} SUCCS {{258 0 0-1259 {}}} CYCLES {}}
set a(0-917) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21027 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {} SUCCS {{258 0 0-1257 {}}} CYCLES {}}
set a(0-918) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21028 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {} SUCCS {{258 0 0-1224 {}}} CYCLES {}}
set a(0-919) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21029 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {} SUCCS {{258 0 0-1222 {}}} CYCLES {}}
set a(0-920) {NAME acc:asn(acc#13(1).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21030 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.104746825} PREDS {} SUCCS {{258 0 0-1189 {}}} CYCLES {}}
set a(0-921) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21031 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {} SUCCS {{258 0 0-1186 {}}} CYCLES {}}
set a(0-922) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21032 LOC {0 1.0 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {} SUCCS {{258 0 0-1174 {}}} CYCLES {}}
set a(0-923) {NAME acc:asn(acc#13(0).sva#2) TYPE ASSIGN PAR 0-910 XREFS 21033 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.104746825} PREDS {} SUCCS {{258 0 0-1162 {}}} CYCLES {}}
set a(0-924) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21034 LOC {0 1.0 1 0.5969268 1 0.5969268 2 0.061158649999999995} PREDS {} SUCCS {{258 0 0-1159 {}}} CYCLES {}}
set a(0-925) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21035 LOC {0 1.0 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {} SUCCS {{258 0 0-1152 {}}} CYCLES {}}
set a(0-926) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-910 XREFS 21036 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-927) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-910 XREFS 21037 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.33496365} PREDS {{262 0 0-1441 {}}} SUCCS {{256 0 0-1441 {}} {258 0 0-1442 {}}} CYCLES {}}
set a(0-928) {NAME MAC1:asn TYPE ASSIGN PAR 0-910 XREFS 21038 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-929 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-929) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-910 XREFS 21039 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{259 0 0-928 {}}} SUCCS {{258 0 0-932 {}}} CYCLES {}}
set a(0-930) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-910 XREFS 21040 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-931 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-931) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-910 XREFS 21041 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{259 0 0-930 {}}} SUCCS {{259 0 0-932 {}}} CYCLES {}}
set a(0-932) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21042 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.41630287833641133} PREDS {{258 0 0-929 {}} {259 0 0-931 {}}} SUCCS {{258 0 0-938 {}}} CYCLES {}}
set a(0-933) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21043 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {} SUCCS {{259 0 0-934 {}}} CYCLES {}}
set a(0-934) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-910 XREFS 21044 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {{259 0 0-933 {}}} SUCCS {{258 0 0-937 {}}} CYCLES {}}
set a(0-935) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21045 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {} SUCCS {{259 0 0-936 {}}} CYCLES {}}
set a(0-936) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-910 XREFS 21046 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {{259 0 0-935 {}}} SUCCS {{259 0 0-937 {}}} CYCLES {}}
set a(0-937) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21047 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.41630287833641133} PREDS {{258 0 0-934 {}} {259 0 0-936 {}}} SUCCS {{259 0 0-938 {}}} CYCLES {}}
set a(0-938) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21048 LOC {1 0.081339275 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-932 {}} {259 0 0-937 {}}} SUCCS {{258 0 0-946 {}}} CYCLES {}}
set a(0-939) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-910 XREFS 21049 LOC {0 1.0 0 1.0 0 1.0 1 0.416302925} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-940 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-940) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-910 XREFS 21050 LOC {0 1.0 0 1.0 0 1.0 1 0.416302925} PREDS {{259 0 0-939 {}}} SUCCS {{259 0 0-941 {}}} CYCLES {}}
set a(0-941) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-910 XREFS 21051 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-940 {}}} SUCCS {{258 0 0-945 {}}} CYCLES {}}
set a(0-942) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-910 XREFS 21052 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-943 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-943) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-910 XREFS 21053 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-942 {}}} SUCCS {{259 0 0-944 {}}} CYCLES {}}
set a(0-944) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-910 XREFS 21054 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-943 {}}} SUCCS {{259 0 0-945 {}}} CYCLES {}}
set a(0-945) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21055 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-941 {}} {259 0 0-944 {}}} SUCCS {{259 0 0-946 {}}} CYCLES {}}
set a(0-946) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21056 LOC {1 0.1668652 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.5914721784997776} PREDS {{258 0 0-938 {}} {259 0 0-945 {}}} SUCCS {{258 0 0-958 {}}} CYCLES {}}
set a(0-947) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-910 XREFS 21057 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-948 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-948) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-910 XREFS 21058 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-947 {}}} SUCCS {{259 0 0-949 {}}} CYCLES {}}
set a(0-949) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-910 XREFS 21059 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-948 {}}} SUCCS {{258 0 0-953 {}}} CYCLES {}}
set a(0-950) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21060 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-910 XREFS 21061 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-950 {}}} SUCCS {{259 0 0-952 {}}} CYCLES {}}
set a(0-952) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-910 XREFS 21062 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-951 {}}} SUCCS {{259 0 0-953 {}}} CYCLES {}}
set a(0-953) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21063 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-949 {}} {259 0 0-952 {}}} SUCCS {{258 0 0-957 {}}} CYCLES {}}
set a(0-954) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-910 XREFS 21064 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.50182885} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-955 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-955) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-910 XREFS 21065 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.50182885} PREDS {{259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-910 XREFS 21066 LOC {0 1.0 1 0.188399025 1 0.188399025 1 0.50182885} PREDS {{259 0 0-955 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21067 LOC {1 0.085525925 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.5914721784997776} PREDS {{258 0 0-953 {}} {259 0 0-956 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-910 XREFS 21068 LOC {1 0.25650857499999996 1 0.27804239999999997 1 0.27804239999999997 1 0.37174506205035807 1 0.6851748870503581} PREDS {{258 0 0-946 {}} {259 0 0-957 {}}} SUCCS {{259 0 0-959 {}}} CYCLES {}}
set a(0-959) {NAME MAC1:slc TYPE READSLICE PAR 0-910 XREFS 21069 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{259 0 0-958 {}}} SUCCS {{258 0 0-1142 {}} {258 0 0-1146 {}} {258 0 0-1163 {}} {258 0 0-1432 {}}} CYCLES {}}
set a(0-960) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-910 XREFS 21070 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-961 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-961) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-910 XREFS 21071 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{259 0 0-960 {}}} SUCCS {{258 0 0-964 {}}} CYCLES {}}
set a(0-962) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-910 XREFS 21072 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-963 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-963) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-910 XREFS 21073 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{259 0 0-962 {}}} SUCCS {{259 0 0-964 {}}} CYCLES {}}
set a(0-964) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21074 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.5019353283364113} PREDS {{258 0 0-961 {}} {259 0 0-963 {}}} SUCCS {{258 0 0-970 {}}} CYCLES {}}
set a(0-965) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21075 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {} SUCCS {{259 0 0-966 {}}} CYCLES {}}
set a(0-966) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-910 XREFS 21076 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {{259 0 0-965 {}}} SUCCS {{258 0 0-969 {}}} CYCLES {}}
set a(0-967) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21077 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {} SUCCS {{259 0 0-968 {}}} CYCLES {}}
set a(0-968) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-910 XREFS 21078 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {{259 0 0-967 {}}} SUCCS {{259 0 0-969 {}}} CYCLES {}}
set a(0-969) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21079 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.5019353283364113} PREDS {{258 0 0-966 {}} {259 0 0-968 {}}} SUCCS {{259 0 0-970 {}}} CYCLES {}}
set a(0-970) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21080 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-964 {}} {259 0 0-969 {}}} SUCCS {{258 0 0-978 {}}} CYCLES {}}
set a(0-971) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-910 XREFS 21081 LOC {0 1.0 0 1.0 0 1.0 1 0.501935375} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-972 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-972) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-910 XREFS 21082 LOC {0 1.0 0 1.0 0 1.0 1 0.501935375} PREDS {{259 0 0-971 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME MAC1:conc TYPE CONCATENATE PAR 0-910 XREFS 21083 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-972 {}}} SUCCS {{258 0 0-977 {}}} CYCLES {}}
set a(0-974) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-910 XREFS 21084 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-975 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-975) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-910 XREFS 21085 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{259 0 0-974 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-910 XREFS 21086 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-975 {}}} SUCCS {{259 0 0-977 {}}} CYCLES {}}
set a(0-977) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21087 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-973 {}} {259 0 0-976 {}}} SUCCS {{259 0 0-978 {}}} CYCLES {}}
set a(0-978) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21088 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.6771046284997776} PREDS {{258 0 0-970 {}} {259 0 0-977 {}}} SUCCS {{258 0 0-990 {}}} CYCLES {}}
set a(0-979) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-910 XREFS 21089 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-980 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-980) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-910 XREFS 21090 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{259 0 0-979 {}}} SUCCS {{259 0 0-981 {}}} CYCLES {}}
set a(0-981) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-910 XREFS 21091 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-980 {}}} SUCCS {{258 0 0-985 {}}} CYCLES {}}
set a(0-982) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21092 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {} SUCCS {{259 0 0-983 {}}} CYCLES {}}
set a(0-983) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-910 XREFS 21093 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-982 {}}} SUCCS {{259 0 0-984 {}}} CYCLES {}}
set a(0-984) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-910 XREFS 21094 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-983 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21095 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-981 {}} {259 0 0-984 {}}} SUCCS {{258 0 0-989 {}}} CYCLES {}}
set a(0-986) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-910 XREFS 21096 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5874613} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-987 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-987) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-910 XREFS 21097 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5874613} PREDS {{259 0 0-986 {}}} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-910 XREFS 21098 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.5874613} PREDS {{259 0 0-987 {}}} SUCCS {{259 0 0-989 {}}} CYCLES {}}
set a(0-989) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21099 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.6771046284997776} PREDS {{258 0 0-985 {}} {259 0 0-988 {}}} SUCCS {{259 0 0-990 {}}} CYCLES {}}
set a(0-990) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-910 XREFS 21100 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 1 0.7708073370503581} PREDS {{258 0 0-978 {}} {259 0 0-989 {}}} SUCCS {{259 0 0-991 {}}} CYCLES {}}
set a(0-991) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-910 XREFS 21101 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-990 {}}} SUCCS {{258 0 0-1154 {}} {258 0 0-1168 {}} {258 0 0-1438 {}}} CYCLES {}}
set a(0-992) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-910 XREFS 21102 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-993 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-993) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-910 XREFS 21103 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{259 0 0-992 {}}} SUCCS {{258 0 0-996 {}}} CYCLES {}}
set a(0-994) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-910 XREFS 21104 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-995 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-995) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-910 XREFS 21105 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{259 0 0-994 {}}} SUCCS {{259 0 0-996 {}}} CYCLES {}}
set a(0-996) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21106 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.5875677783364113} PREDS {{258 0 0-993 {}} {259 0 0-995 {}}} SUCCS {{258 0 0-1002 {}}} CYCLES {}}
set a(0-997) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21107 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {} SUCCS {{259 0 0-998 {}}} CYCLES {}}
set a(0-998) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-910 XREFS 21108 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {{259 0 0-997 {}}} SUCCS {{258 0 0-1001 {}}} CYCLES {}}
set a(0-999) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21109 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-910 XREFS 21110 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {{259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21111 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.5875677783364113} PREDS {{258 0 0-998 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21112 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-996 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1010 {}}} CYCLES {}}
set a(0-1003) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-910 XREFS 21113 LOC {0 1.0 0 1.0 0 1.0 1 0.5875678249999999} PREDS {{262 0 0-1442 {}}} SUCCS {{259 0 0-1004 {}} {256 0 0-1442 {}}} CYCLES {}}
set a(0-1004) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-910 XREFS 21114 LOC {0 1.0 0 1.0 0 1.0 1 0.5875678249999999} PREDS {{259 0 0-1003 {}}} SUCCS {{259 0 0-1005 {}}} CYCLES {}}
set a(0-1005) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-910 XREFS 21115 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-1004 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1006) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-910 XREFS 21116 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-1007 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-1007) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-910 XREFS 21117 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{259 0 0-1006 {}}} SUCCS {{259 0 0-1008 {}}} CYCLES {}}
set a(0-1008) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-910 XREFS 21118 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-1007 {}}} SUCCS {{259 0 0-1009 {}}} CYCLES {}}
set a(0-1009) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21119 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-1005 {}} {259 0 0-1008 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21120 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.7627370784997776} PREDS {{258 0 0-1002 {}} {259 0 0-1009 {}}} SUCCS {{258 0 0-1022 {}}} CYCLES {}}
set a(0-1011) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-910 XREFS 21121 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-1012 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-1012) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-910 XREFS 21122 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{259 0 0-1011 {}}} SUCCS {{259 0 0-1013 {}}} CYCLES {}}
set a(0-1013) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-910 XREFS 21123 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-1012 {}}} SUCCS {{258 0 0-1017 {}}} CYCLES {}}
set a(0-1014) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21124 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-910 XREFS 21125 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-1014 {}}} SUCCS {{259 0 0-1016 {}}} CYCLES {}}
set a(0-1016) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-910 XREFS 21126 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-1015 {}}} SUCCS {{259 0 0-1017 {}}} CYCLES {}}
set a(0-1017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21127 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-1013 {}} {259 0 0-1016 {}}} SUCCS {{258 0 0-1021 {}}} CYCLES {}}
set a(0-1018) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-910 XREFS 21128 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6730937499999999} PREDS {{262 0 0-1441 {}}} SUCCS {{259 0 0-1019 {}} {256 0 0-1441 {}}} CYCLES {}}
set a(0-1019) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-910 XREFS 21129 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6730937499999999} PREDS {{259 0 0-1018 {}}} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-910 XREFS 21130 LOC {0 1.0 1 0.359663925 1 0.359663925 1 0.6730937499999999} PREDS {{259 0 0-1019 {}}} SUCCS {{259 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21131 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.7627370784997776} PREDS {{258 0 0-1017 {}} {259 0 0-1020 {}}} SUCCS {{259 0 0-1022 {}}} CYCLES {}}
set a(0-1022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-910 XREFS 21132 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 1 0.8564397870503582} PREDS {{258 0 0-1010 {}} {259 0 0-1021 {}}} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-910 XREFS 21133 LOC {1 0.350211275 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{259 0 0-1022 {}}} SUCCS {{258 0 0-1176 {}} {258 0 0-1180 {}} {258 0 0-1437 {}}} CYCLES {}}
set a(0-1024) {NAME asn#243 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21134 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-910 XREFS 21135 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-1024 {}}} SUCCS {{259 0 0-1026 {}}} CYCLES {}}
set a(0-1026) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-910 XREFS 21136 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-1025 {}}} SUCCS {{258 0 0-1037 {}}} CYCLES {}}
set a(0-1027) {NAME asn#244 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21137 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-910 XREFS 21138 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-1027 {}}} SUCCS {{259 0 0-1029 {}}} CYCLES {}}
set a(0-1029) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-910 XREFS 21139 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-1028 {}}} SUCCS {{258 0 0-1035 {}}} CYCLES {}}
set a(0-1030) {NAME asn#245 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21140 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-910 XREFS 21141 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-1030 {}}} SUCCS {{258 0 0-1034 {}}} CYCLES {}}
set a(0-1032) {NAME asn#246 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21142 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-1033 {}}} CYCLES {}}
set a(0-1033) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-910 XREFS 21143 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-1032 {}}} SUCCS {{259 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-910 XREFS 21144 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{258 0 0-1031 {}} {259 0 0-1033 {}}} SUCCS {{259 0 0-1035 {}}} CYCLES {}}
set a(0-1035) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21145 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.3382508451789505 1 0.8013189951789506} PREDS {{258 0 0-1029 {}} {259 0 0-1034 {}}} SUCCS {{259 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {NAME if#3:slc TYPE READSLICE PAR 0-910 XREFS 21146 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-1035 {}}} SUCCS {{259 0 0-1037 {}}} CYCLES {}}
set a(0-1037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21147 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.386695484496936 1 0.8497636344969359} PREDS {{258 0 0-1026 {}} {259 0 0-1036 {}}} SUCCS {{258 0 0-1052 {}}} CYCLES {}}
set a(0-1038) {NAME asn#247 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21148 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-1039 {}}} CYCLES {}}
set a(0-1039) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-910 XREFS 21149 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1038 {}}} SUCCS {{259 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {NAME if#3:not#1 TYPE NOT PAR 0-910 XREFS 21150 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1039 {}}} SUCCS {{259 0 0-1041 {}}} CYCLES {}}
set a(0-1041) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-910 XREFS 21151 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1040 {}}} SUCCS {{259 0 0-1042 {}}} CYCLES {}}
set a(0-1042) {NAME if#3:conc TYPE CONCATENATE PAR 0-910 XREFS 21152 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1041 {}}} SUCCS {{258 0 0-1050 {}}} CYCLES {}}
set a(0-1043) {NAME asn#248 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21153 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-910 XREFS 21154 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1043 {}}} SUCCS {{259 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {NAME if#3:not#2 TYPE NOT PAR 0-910 XREFS 21155 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1044 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-910 XREFS 21156 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1045 {}}} SUCCS {{258 0 0-1049 {}}} CYCLES {}}
set a(0-1047) {NAME asn#249 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21157 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-910 XREFS 21158 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-1047 {}}} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-910 XREFS 21159 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{258 0 0-1046 {}} {259 0 0-1048 {}}} SUCCS {{259 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-910 XREFS 21160 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.386695484496936 1 0.849763634496936} PREDS {{258 0 0-1042 {}} {259 0 0-1049 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {NAME if#3:slc#1 TYPE READSLICE PAR 0-910 XREFS 21161 LOC {1 0.05859975 1 0.386695525 1 0.386695525 1 0.8497636749999999} PREDS {{259 0 0-1050 {}}} SUCCS {{259 0 0-1052 {}}} CYCLES {}}
set a(0-1052) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#14 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21162 LOC {1 0.1017917 1 0.386695525 1 0.386695525 1 0.43514010949693605 1 0.8982082594969361} PREDS {{258 0 0-1037 {}} {259 0 0-1051 {}}} SUCCS {{259 0 0-1053 {}} {258 0 0-1057 {}} {258 0 0-1058 {}} {258 0 0-1062 {}}} CYCLES {}}
set a(0-1053) {NAME if#3:slc(acc.imod)#3 TYPE READSLICE PAR 0-910 XREFS 21163 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {NAME if#3:not#3 TYPE NOT PAR 0-910 XREFS 21164 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-1053 {}}} SUCCS {{259 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21165 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-1054 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-910 XREFS 21166 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-1055 {}}} SUCCS {{258 0 0-1060 {}}} CYCLES {}}
set a(0-1057) {NAME if#3:slc(acc.imod)#1 TYPE READSLICE PAR 0-910 XREFS 21167 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-1052 {}}} SUCCS {{258 0 0-1059 {}}} CYCLES {}}
set a(0-1058) {NAME if#3:slc(acc.imod) TYPE READSLICE PAR 0-910 XREFS 21168 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-1052 {}}} SUCCS {{259 0 0-1059 {}}} CYCLES {}}
set a(0-1059) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-910 XREFS 21169 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-1057 {}} {259 0 0-1058 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21170 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.48358473449693606 1 0.946652884496936} PREDS {{258 0 0-1056 {}} {259 0 0-1059 {}}} SUCCS {{259 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {NAME if#3:slc#2 TYPE READSLICE PAR 0-910 XREFS 21171 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.946652925} PREDS {{259 0 0-1060 {}}} SUCCS {{258 0 0-1064 {}}} CYCLES {}}
set a(0-1062) {NAME if#3:slc(acc.imod)#2 TYPE READSLICE PAR 0-910 XREFS 21172 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.946652925} PREDS {{258 0 0-1052 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-910 XREFS 21173 LOC {1 0.150236325 1 0.48358477499999997 1 0.48358477499999997 1 0.946652925} PREDS {{259 0 0-1062 {}}} SUCCS {{259 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21174 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.5369317951789505 1 0.9999999451789505} PREDS {{258 0 0-1061 {}} {259 0 0-1063 {}}} SUCCS {{259 0 0-1065 {}} {258 0 0-1068 {}}} CYCLES {}}
set a(0-1065) {NAME slc(exs.imod) TYPE READSLICE PAR 0-910 XREFS 21175 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.0011637} PREDS {{259 0 0-1064 {}}} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {NAME if#3:not TYPE NOT PAR 0-910 XREFS 21176 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.0011637} PREDS {{259 0 0-1065 {}}} SUCCS {{259 0 0-1067 {}}} CYCLES {}}
set a(0-1067) {NAME if#3:xor TYPE XOR PAR 0-910 XREFS 21177 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.0011637} PREDS {{259 0 0-1066 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-910 XREFS 21178 LOC {1 0.252028025 1 0.53693185 1 0.53693185 1 0.5805199648622739 2 0.04475181486227386} PREDS {{258 0 0-1064 {}} {259 0 0-1067 {}}} SUCCS {{259 0 0-1069 {}} {258 0 0-1070 {}} {258 0 0-1071 {}} {258 0 0-1072 {}}} CYCLES {}}
set a(0-1069) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-910 XREFS 21179 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{259 0 0-1068 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1070) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-910 XREFS 21180 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{258 0 0-1068 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1071) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-910 XREFS 21181 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{258 0 0-1068 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1072) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-910 XREFS 21182 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{258 0 0-1068 {}}} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {NAME or TYPE OR PAR 0-910 XREFS 21183 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{258 0 0-1071 {}} {258 0 0-1070 {}} {258 0 0-1069 {}} {259 0 0-1072 {}}} SUCCS {{258 0 0-1075 {}} {258 0 0-1078 {}}} CYCLES {}}
set a(0-1074) {NAME asn#250 TYPE ASSIGN PAR 0-910 XREFS 21184 LOC {0 1.0 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{262 0 0-1443 {}}} SUCCS {{258 0 0-1076 {}} {256 0 0-1443 {}}} CYCLES {}}
set a(0-1075) {NAME exs TYPE SIGNEXTEND PAR 0-910 XREFS 21185 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044751874999999997} PREDS {{258 0 0-1073 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21186 LOC {1 0.2956162 1 0.580520025 1 0.580520025 1 0.5969267562638539 2 0.0611586062638539} PREDS {{258 0 0-1074 {}} {259 0 0-1075 {}}} SUCCS {{258 0 0-1161 {}} {258 0 0-1162 {}}} CYCLES {}}
set a(0-1077) {NAME asn#251 TYPE ASSIGN PAR 0-910 XREFS 21187 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.044751874999999997} PREDS {{262 0 0-1444 {}}} SUCCS {{258 0 0-1079 {}} {256 0 0-1444 {}}} CYCLES {}}
set a(0-1078) {NAME exs#3 TYPE SIGNEXTEND PAR 0-910 XREFS 21188 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.044751874999999997} PREDS {{258 0 0-1073 {}}} SUCCS {{259 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21189 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.0611586062638539} PREDS {{258 0 0-1077 {}} {259 0 0-1078 {}}} SUCCS {{258 0 0-1188 {}} {258 0 0-1189 {}}} CYCLES {}}
set a(0-1080) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21190 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-910 XREFS 21191 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1080 {}}} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {NAME asel TYPE SELECT PAR 0-910 XREFS 21192 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1081 {}}} SUCCS {{146 0 0-1083 {}} {146 0 0-1084 {}} {146 0 0-1085 {}} {146 0 0-1086 {}} {146 0 0-1087 {}} {146 0 0-1088 {}} {146 0 0-1089 {}} {146 0 0-1090 {}} {146 0 0-1091 {}} {146 0 0-1092 {}} {146 0 0-1093 {}} {146 0 0-1094 {}} {146 0 0-1095 {}} {146 0 0-1096 {}} {146 0 0-1097 {}} {146 0 0-1098 {}} {146 0 0-1099 {}} {146 0 0-1100 {}} {146 0 0-1101 {}} {146 0 0-1102 {}} {146 0 0-1103 {}}} CYCLES {}}
set a(0-1083) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21193 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-910 XREFS 21194 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1083 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1085) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21195 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-910 XREFS 21196 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1085 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1087) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21197 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-910 XREFS 21198 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1087 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1089) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21199 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-910 XREFS 21200 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1089 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1091) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21201 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-910 XREFS 21202 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1091 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1093) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21203 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-910 XREFS 21204 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1093 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1095) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21205 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-910 XREFS 21206 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1095 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1097) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21207 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-910 XREFS 21208 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1097 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1099) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21209 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-910 XREFS 21210 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1099 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1101) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21211 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-910 XREFS 21212 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {259 0 0-1101 {}}} SUCCS {{259 0 0-1103 {}}} CYCLES {}}
set a(0-1103) {NAME aif:nor TYPE NOR PAR 0-910 XREFS 21213 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{146 0 0-1082 {}} {258 0 0-1100 {}} {258 0 0-1098 {}} {258 0 0-1096 {}} {258 0 0-1094 {}} {258 0 0-1092 {}} {258 0 0-1090 {}} {258 0 0-1088 {}} {258 0 0-1086 {}} {258 0 0-1084 {}} {259 0 0-1102 {}}} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-1104) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21214 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {NAME if#4:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-910 XREFS 21215 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1104 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1106) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21216 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {NAME if#4:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-910 XREFS 21217 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1106 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1108) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21218 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {NAME if#4:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-910 XREFS 21219 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1108 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1110) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21220 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {NAME if#4:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-910 XREFS 21221 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1110 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1112) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21222 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1113 {}}} CYCLES {}}
set a(0-1113) {NAME if#4:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-910 XREFS 21223 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1112 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1114) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21224 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {NAME if#4:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-910 XREFS 21225 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1114 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1116) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21226 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1117 {}}} CYCLES {}}
set a(0-1117) {NAME if#4:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-910 XREFS 21227 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1116 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1118) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21228 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1119 {}}} CYCLES {}}
set a(0-1119) {NAME if#4:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-910 XREFS 21229 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1118 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1120) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21230 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {NAME if#4:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-910 XREFS 21231 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1120 {}}} SUCCS {{258 0 0-1124 {}}} CYCLES {}}
set a(0-1122) {NAME if#4:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21232 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {} SUCCS {{259 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {NAME if#4:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-910 XREFS 21233 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1122 {}}} SUCCS {{259 0 0-1124 {}}} CYCLES {}}
set a(0-1124) {NAME if#4:nor TYPE NOR PAR 0-910 XREFS 21234 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{258 0 0-1121 {}} {258 0 0-1119 {}} {258 0 0-1117 {}} {258 0 0-1115 {}} {258 0 0-1113 {}} {258 0 0-1111 {}} {258 0 0-1109 {}} {258 0 0-1107 {}} {258 0 0-1105 {}} {259 0 0-1123 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {NAME if#4:and TYPE AND PAR 0-910 XREFS 21235 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{258 0 0-1103 {}} {258 0 0-926 {}} {259 0 0-1124 {}}} SUCCS {{258 0 0-1127 {}} {258 0 0-1131 {}} {258 0 0-1135 {}} {258 0 0-1139 {}}} CYCLES {}}
set a(0-1126) {NAME asn#252 TYPE ASSIGN PAR 0-910 XREFS 21236 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{262 0 0-1445 {}}} SUCCS {{258 0 0-1129 {}} {256 0 0-1445 {}}} CYCLES {}}
set a(0-1127) {NAME not#27 TYPE NOT PAR 0-910 XREFS 21237 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{258 0 0-1125 {}}} SUCCS {{259 0 0-1128 {}}} CYCLES {}}
set a(0-1128) {NAME exs#4 TYPE SIGNEXTEND PAR 0-910 XREFS 21238 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1127 {}}} SUCCS {{259 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21239 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.1762520062638539} PREDS {{258 0 0-1126 {}} {259 0 0-1128 {}}} SUCCS {{258 0 0-1205 {}} {258 0 0-1206 {}} {258 0 0-1207 {}} {258 0 0-1208 {}} {258 0 0-1209 {}} {258 0 0-1210 {}} {258 0 0-1211 {}} {258 0 0-1212 {}} {258 0 0-1213 {}} {258 0 0-1214 {}} {258 0 0-1222 {}}} CYCLES {}}
set a(0-1130) {NAME asn#253 TYPE ASSIGN PAR 0-910 XREFS 21240 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{262 0 0-1446 {}}} SUCCS {{258 0 0-1133 {}} {256 0 0-1446 {}}} CYCLES {}}
set a(0-1131) {NAME not#28 TYPE NOT PAR 0-910 XREFS 21241 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{258 0 0-1125 {}}} SUCCS {{259 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {NAME exs#5 TYPE SIGNEXTEND PAR 0-910 XREFS 21242 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.15984527499999998} PREDS {{259 0 0-1131 {}}} SUCCS {{259 0 0-1133 {}}} CYCLES {}}
set a(0-1133) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21243 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.1762520062638539} PREDS {{258 0 0-1130 {}} {259 0 0-1132 {}}} SUCCS {{258 0 0-1195 {}} {258 0 0-1196 {}} {258 0 0-1197 {}} {258 0 0-1198 {}} {258 0 0-1199 {}} {258 0 0-1200 {}} {258 0 0-1201 {}} {258 0 0-1202 {}} {258 0 0-1203 {}} {258 0 0-1204 {}} {258 0 0-1224 {}}} CYCLES {}}
set a(0-1134) {NAME asn#254 TYPE ASSIGN PAR 0-910 XREFS 21244 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{262 0 0-1447 {}}} SUCCS {{258 0 0-1137 {}} {256 0 0-1447 {}}} CYCLES {}}
set a(0-1135) {NAME not#29 TYPE NOT PAR 0-910 XREFS 21245 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{258 0 0-1125 {}}} SUCCS {{259 0 0-1136 {}}} CYCLES {}}
set a(0-1136) {NAME exs#6 TYPE SIGNEXTEND PAR 0-910 XREFS 21246 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{259 0 0-1135 {}}} SUCCS {{259 0 0-1137 {}}} CYCLES {}}
set a(0-1137) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21247 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.1762520062638539} PREDS {{258 0 0-1134 {}} {259 0 0-1136 {}}} SUCCS {{258 0 0-1240 {}} {258 0 0-1241 {}} {258 0 0-1242 {}} {258 0 0-1243 {}} {258 0 0-1244 {}} {258 0 0-1245 {}} {258 0 0-1246 {}} {258 0 0-1247 {}} {258 0 0-1248 {}} {258 0 0-1249 {}} {258 0 0-1257 {}}} CYCLES {}}
set a(0-1138) {NAME asn#255 TYPE ASSIGN PAR 0-910 XREFS 21248 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{262 0 0-1448 {}}} SUCCS {{258 0 0-1141 {}} {256 0 0-1448 {}}} CYCLES {}}
set a(0-1139) {NAME not TYPE NOT PAR 0-910 XREFS 21249 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{258 0 0-1125 {}}} SUCCS {{259 0 0-1140 {}}} CYCLES {}}
set a(0-1140) {NAME exs#7 TYPE SIGNEXTEND PAR 0-910 XREFS 21250 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.15984527499999998} PREDS {{259 0 0-1139 {}}} SUCCS {{259 0 0-1141 {}}} CYCLES {}}
set a(0-1141) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-910 XREFS 21251 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.1762520062638539} PREDS {{258 0 0-1138 {}} {259 0 0-1140 {}}} SUCCS {{258 0 0-1230 {}} {258 0 0-1231 {}} {258 0 0-1232 {}} {258 0 0-1233 {}} {258 0 0-1234 {}} {258 0 0-1235 {}} {258 0 0-1236 {}} {258 0 0-1237 {}} {258 0 0-1238 {}} {258 0 0-1239 {}} {258 0 0-1259 {}}} CYCLES {}}
set a(0-1142) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-910 XREFS 21252 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.7932756249999999} PREDS {{258 0 0-959 {}}} SUCCS {{259 0 0-1143 {}}} CYCLES {}}
set a(0-1143) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21253 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.44354944517895045 1 0.8466226451789505} PREDS {{259 0 0-1142 {}}} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME slc TYPE READSLICE PAR 0-910 XREFS 21254 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{259 0 0-1143 {}}} SUCCS {{259 0 0-1145 {}} {258 0 0-1151 {}}} CYCLES {}}
set a(0-1145) {NAME asel#1 TYPE SELECT PAR 0-910 XREFS 21255 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{259 0 0-1144 {}}} SUCCS {{146 0 0-1146 {}} {146 0 0-1147 {}} {146 0 0-1148 {}} {146 0 0-1149 {}} {146 0 0-1150 {}}} CYCLES {}}
set a(0-1146) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-910 XREFS 21256 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{146 0 0-1145 {}} {258 0 0-959 {}}} SUCCS {{259 0 0-1147 {}}} CYCLES {}}
set a(0-1147) {NAME aif#1:not#1 TYPE NOT PAR 0-910 XREFS 21257 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{146 0 0-1145 {}} {259 0 0-1146 {}}} SUCCS {{259 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-910 XREFS 21258 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.5112942987783222 1 0.9143674987783222} PREDS {{146 0 0-1145 {}} {259 0 0-1147 {}}} SUCCS {{259 0 0-1149 {}}} CYCLES {}}
set a(0-1149) {NAME aif#1:slc TYPE READSLICE PAR 0-910 XREFS 21259 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-1145 {}} {259 0 0-1148 {}}} SUCCS {{259 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {NAME if#5:not TYPE NOT PAR 0-910 XREFS 21260 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-1145 {}} {259 0 0-1149 {}}} SUCCS {{258 0 0-1152 {}}} CYCLES {}}
set a(0-1151) {NAME if#5:not#3 TYPE NOT PAR 0-910 XREFS 21261 LOC {1 0.40355834999999995 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{258 0 0-1144 {}}} SUCCS {{259 0 0-1152 {}}} CYCLES {}}
set a(0-1152) {NAME if#5:and TYPE AND PAR 0-910 XREFS 21262 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{258 0 0-1150 {}} {258 0 0-925 {}} {259 0 0-1151 {}}} SUCCS {{259 0 0-1153 {}} {258 0 0-1159 {}}} CYCLES {}}
set a(0-1153) {NAME asel#3 TYPE SELECT PAR 0-910 XREFS 21263 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{259 0 0-1152 {}}} SUCCS {{146 0 0-1154 {}} {146 0 0-1155 {}} {146 0 0-1156 {}} {146 0 0-1157 {}} {146 0 0-1158 {}}} CYCLES {}}
set a(0-1154) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-910 XREFS 21264 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-1153 {}} {258 0 0-991 {}}} SUCCS {{259 0 0-1155 {}}} CYCLES {}}
set a(0-1155) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-910 XREFS 21265 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-1153 {}} {259 0 0-1154 {}}} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21266 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.5969267593138832 1 0.9999999593138831} PREDS {{146 0 0-1153 {}} {259 0 0-1155 {}}} SUCCS {{259 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-910 XREFS 21267 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061158649999999995} PREDS {{146 0 0-1153 {}} {259 0 0-1156 {}}} SUCCS {{259 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {NAME if#5:not#1 TYPE NOT PAR 0-910 XREFS 21268 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061158649999999995} PREDS {{146 0 0-1153 {}} {259 0 0-1157 {}}} SUCCS {{259 0 0-1159 {}}} CYCLES {}}
set a(0-1159) {NAME if#5:and#1 TYPE AND PAR 0-910 XREFS 21269 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061158649999999995} PREDS {{258 0 0-1152 {}} {258 0 0-924 {}} {259 0 0-1158 {}}} SUCCS {{259 0 0-1160 {}} {258 0 0-1162 {}}} CYCLES {}}
set a(0-1160) {NAME asel#7 TYPE SELECT PAR 0-910 XREFS 21270 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061158649999999995} PREDS {{259 0 0-1159 {}}} SUCCS {{146 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-910 XREFS 21271 LOC {1 0.55693565 1 0.5969268 1 0.5969268 1 0.6405149148622739 2 0.10474676486227386} PREDS {{146 0 0-1160 {}} {258 0 0-1076 {}}} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21272 LOC {1 0.600523825 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.1278073875} PREDS {{258 0 0-1159 {}} {258 0 0-1076 {}} {258 0 0-923 {}} {259 0 0-1161 {}}} SUCCS {{258 0 0-1190 {}} {258 0 0-1443 {}}} CYCLES {}}
set a(0-1163) {NAME aif#11:not#1 TYPE NOT PAR 0-910 XREFS 21273 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{258 0 0-959 {}}} SUCCS {{259 0 0-1164 {}}} CYCLES {}}
set a(0-1164) {NAME aif#11:conc TYPE CONCATENATE PAR 0-910 XREFS 21274 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{259 0 0-1163 {}}} SUCCS {{259 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21275 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 1 0.7708073343138832} PREDS {{259 0 0-1164 {}}} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {NAME aif#11:slc TYPE READSLICE PAR 0-910 XREFS 21276 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}} {258 0 0-1173 {}}} CYCLES {}}
set a(0-1167) {NAME asel#13 TYPE SELECT PAR 0-910 XREFS 21277 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-1166 {}}} SUCCS {{146 0 0-1168 {}} {146 0 0-1169 {}} {146 0 0-1170 {}} {146 0 0-1171 {}} {146 0 0-1172 {}}} CYCLES {}}
set a(0-1168) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-910 XREFS 21278 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{146 0 0-1167 {}} {258 0 0-991 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-910 XREFS 21279 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{146 0 0-1167 {}} {259 0 0-1168 {}}} SUCCS {{259 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21280 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 1 0.8564397843138831} PREDS {{146 0 0-1167 {}} {259 0 0-1169 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-910 XREFS 21281 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-1167 {}} {259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {NAME if#6:not#1 TYPE NOT PAR 0-910 XREFS 21282 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-1167 {}} {259 0 0-1171 {}}} SUCCS {{258 0 0-1174 {}}} CYCLES {}}
set a(0-1173) {NAME if#6:not TYPE NOT PAR 0-910 XREFS 21283 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{258 0 0-1166 {}}} SUCCS {{259 0 0-1174 {}}} CYCLES {}}
set a(0-1174) {NAME if#6:and TYPE AND PAR 0-910 XREFS 21284 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{258 0 0-1172 {}} {258 0 0-922 {}} {259 0 0-1173 {}}} SUCCS {{259 0 0-1175 {}} {258 0 0-1186 {}}} CYCLES {}}
set a(0-1175) {NAME asel#17 TYPE SELECT PAR 0-910 XREFS 21285 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{259 0 0-1174 {}}} SUCCS {{146 0 0-1176 {}} {146 0 0-1177 {}} {130 0 0-1178 {}} {130 0 0-1179 {}}} CYCLES {}}
set a(0-1176) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-910 XREFS 21286 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-1175 {}} {258 0 0-1023 {}}} SUCCS {{259 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-910 XREFS 21287 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 1 0.9144740129329678} PREDS {{146 0 0-1175 {}} {259 0 0-1176 {}}} SUCCS {{259 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {NAME aif#17:slc TYPE READSLICE PAR 0-910 XREFS 21288 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{130 0 0-1175 {}} {259 0 0-1177 {}}} SUCCS {{259 0 0-1179 {}} {258 0 0-1185 {}}} CYCLES {}}
set a(0-1179) {NAME aif#17:asel TYPE SELECT PAR 0-910 XREFS 21289 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{130 0 0-1175 {}} {259 0 0-1178 {}}} SUCCS {{146 0 0-1180 {}} {146 0 0-1181 {}} {146 0 0-1182 {}} {146 0 0-1183 {}} {146 0 0-1184 {}}} CYCLES {}}
set a(0-1180) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-910 XREFS 21290 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{146 0 0-1179 {}} {258 0 0-1023 {}}} SUCCS {{259 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-910 XREFS 21291 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{146 0 0-1179 {}} {259 0 0-1180 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21292 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 1 0.9999999563734283} PREDS {{146 0 0-1179 {}} {259 0 0-1181 {}}} SUCCS {{259 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-910 XREFS 21293 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {{146 0 0-1179 {}} {259 0 0-1182 {}}} SUCCS {{259 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {NAME if#6:not#2 TYPE NOT PAR 0-910 XREFS 21294 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {{146 0 0-1179 {}} {259 0 0-1183 {}}} SUCCS {{258 0 0-1186 {}}} CYCLES {}}
set a(0-1185) {NAME if#6:not#4 TYPE NOT PAR 0-910 XREFS 21295 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {{258 0 0-1178 {}}} SUCCS {{259 0 0-1186 {}}} CYCLES {}}
set a(0-1186) {NAME if#6:and#2 TYPE AND PAR 0-910 XREFS 21296 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {{258 0 0-1174 {}} {258 0 0-1184 {}} {258 0 0-921 {}} {259 0 0-1185 {}}} SUCCS {{259 0 0-1187 {}} {258 0 0-1189 {}}} CYCLES {}}
set a(0-1187) {NAME sel#6 TYPE SELECT PAR 0-910 XREFS 21297 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061158649999999995} PREDS {{259 0 0-1186 {}}} SUCCS {{146 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-910 XREFS 21298 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.10474676486227386} PREDS {{146 0 0-1187 {}} {258 0 0-1079 {}}} SUCCS {{259 0 0-1189 {}}} CYCLES {}}
set a(0-1189) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21299 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.1278073875} PREDS {{258 0 0-1186 {}} {258 0 0-1079 {}} {258 0 0-920 {}} {259 0 0-1188 {}}} SUCCS {{258 0 0-1225 {}} {258 0 0-1444 {}}} CYCLES {}}
set a(0-1190) {NAME not#2 TYPE NOT PAR 0-910 XREFS 21300 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.127807425} PREDS {{258 0 0-1162 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {NAME conc TYPE CONCATENATE PAR 0-910 XREFS 21301 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.127807425} PREDS {{259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21302 LOC {1 0.623584425 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.17625200949693606} PREDS {{259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME slc#2 TYPE READSLICE PAR 0-910 XREFS 21303 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}} {258 0 0-1221 {}} {258 0 0-1223 {}}} CYCLES {}}
set a(0-1194) {NAME sel#7 TYPE SELECT PAR 0-910 XREFS 21304 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{259 0 0-1193 {}}} SUCCS {{146 0 0-1195 {}} {146 0 0-1196 {}} {146 0 0-1197 {}} {146 0 0-1198 {}} {146 0 0-1199 {}} {146 0 0-1200 {}} {146 0 0-1201 {}} {146 0 0-1202 {}} {146 0 0-1203 {}} {146 0 0-1204 {}} {146 0 0-1205 {}} {146 0 0-1206 {}} {146 0 0-1207 {}} {146 0 0-1208 {}} {146 0 0-1209 {}} {146 0 0-1210 {}} {146 0 0-1211 {}} {146 0 0-1212 {}} {146 0 0-1213 {}} {146 0 0-1214 {}} {130 0 0-1215 {}} {130 0 0-1216 {}}} CYCLES {}}
set a(0-1195) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-910 XREFS 21305 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1196) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-910 XREFS 21306 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1197) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-910 XREFS 21307 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1198) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-910 XREFS 21308 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1199) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-910 XREFS 21309 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1200) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-910 XREFS 21310 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1201) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-910 XREFS 21311 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1202) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-910 XREFS 21312 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1203) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-910 XREFS 21313 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1204) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-910 XREFS 21314 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1133 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1205) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-910 XREFS 21315 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1206) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-910 XREFS 21316 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1207) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-910 XREFS 21317 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1208) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-910 XREFS 21318 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1209) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-910 XREFS 21319 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1210) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-910 XREFS 21320 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1211) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-910 XREFS 21321 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1212) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-910 XREFS 21322 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1213) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-910 XREFS 21323 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1214) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-910 XREFS 21324 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{146 0 0-1194 {}} {258 0 0-1129 {}}} SUCCS {{259 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {NAME if#7:if:nor TYPE NOR PAR 0-910 XREFS 21325 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{130 0 0-1194 {}} {258 0 0-1213 {}} {258 0 0-1212 {}} {258 0 0-1211 {}} {258 0 0-1210 {}} {258 0 0-1209 {}} {258 0 0-1208 {}} {258 0 0-1207 {}} {258 0 0-1206 {}} {258 0 0-1205 {}} {258 0 0-1204 {}} {258 0 0-1203 {}} {258 0 0-1202 {}} {258 0 0-1201 {}} {258 0 0-1200 {}} {258 0 0-1199 {}} {258 0 0-1198 {}} {258 0 0-1197 {}} {258 0 0-1196 {}} {258 0 0-1195 {}} {259 0 0-1214 {}}} SUCCS {{259 0 0-1216 {}} {258 0 0-1221 {}} {258 0 0-1223 {}}} CYCLES {}}
set a(0-1216) {NAME if#7:sel TYPE SELECT PAR 0-910 XREFS 21326 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{130 0 0-1194 {}} {259 0 0-1215 {}}} SUCCS {{146 0 0-1217 {}} {146 0 0-1218 {}} {146 0 0-1219 {}} {146 0 0-1220 {}}} CYCLES {}}
set a(0-1217) {NAME asn#256 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21327 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{146 0 0-1216 {}}} SUCCS {{259 0 0-1218 {}}} CYCLES {}}
set a(0-1218) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-910 XREFS 21328 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{146 0 0-1216 {}} {259 0 0-1217 {}}} SUCCS {{258 0 0-1222 {}}} CYCLES {}}
set a(0-1219) {NAME asn#257 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21329 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {{146 0 0-1216 {}}} SUCCS {{259 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-910 XREFS 21330 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {{146 0 0-1216 {}} {259 0 0-1219 {}}} SUCCS {{258 0 0-1224 {}}} CYCLES {}}
set a(0-1221) {NAME and#7 TYPE AND PAR 0-910 XREFS 21331 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{258 0 0-1193 {}} {258 0 0-1215 {}}} SUCCS {{259 0 0-1222 {}}} CYCLES {}}
set a(0-1222) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21332 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6327058375} PREDS {{258 0 0-1129 {}} {258 0 0-1218 {}} {258 0 0-919 {}} {259 0 0-1221 {}}} SUCCS {{258 0 0-1263 {}} {258 0 0-1445 {}}} CYCLES {}}
set a(0-1223) {NAME and#8 TYPE AND PAR 0-910 XREFS 21333 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.17625205} PREDS {{258 0 0-1193 {}} {258 0 0-1215 {}}} SUCCS {{259 0 0-1224 {}}} CYCLES {}}
set a(0-1224) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21334 LOC {1 0.67202905 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.19931261249999999} PREDS {{258 0 0-1133 {}} {258 0 0-1220 {}} {258 0 0-918 {}} {259 0 0-1223 {}}} SUCCS {{258 0 0-1289 {}} {258 0 0-1328 {}} {258 0 0-1446 {}}} CYCLES {}}
set a(0-1225) {NAME not#3 TYPE NOT PAR 0-910 XREFS 21335 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.127807425} PREDS {{258 0 0-1189 {}}} SUCCS {{259 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {NAME conc#1 TYPE CONCATENATE PAR 0-910 XREFS 21336 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.127807425} PREDS {{259 0 0-1225 {}}} SUCCS {{259 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21337 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.17625200949693606} PREDS {{259 0 0-1226 {}}} SUCCS {{259 0 0-1228 {}}} CYCLES {}}
set a(0-1228) {NAME slc#3 TYPE READSLICE PAR 0-910 XREFS 21338 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{259 0 0-1227 {}}} SUCCS {{259 0 0-1229 {}} {258 0 0-1256 {}} {258 0 0-1258 {}}} CYCLES {}}
set a(0-1229) {NAME sel#9 TYPE SELECT PAR 0-910 XREFS 21339 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{259 0 0-1228 {}}} SUCCS {{146 0 0-1230 {}} {146 0 0-1231 {}} {146 0 0-1232 {}} {146 0 0-1233 {}} {146 0 0-1234 {}} {146 0 0-1235 {}} {146 0 0-1236 {}} {146 0 0-1237 {}} {146 0 0-1238 {}} {146 0 0-1239 {}} {146 0 0-1240 {}} {146 0 0-1241 {}} {146 0 0-1242 {}} {146 0 0-1243 {}} {146 0 0-1244 {}} {146 0 0-1245 {}} {146 0 0-1246 {}} {146 0 0-1247 {}} {146 0 0-1248 {}} {146 0 0-1249 {}} {130 0 0-1250 {}} {130 0 0-1251 {}}} CYCLES {}}
set a(0-1230) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-910 XREFS 21340 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1231) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-910 XREFS 21341 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1232) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-910 XREFS 21342 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1233) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-910 XREFS 21343 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1234) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-910 XREFS 21344 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1235) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-910 XREFS 21345 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1236) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-910 XREFS 21346 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1237) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-910 XREFS 21347 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1238) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-910 XREFS 21348 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1239) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-910 XREFS 21349 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1141 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1240) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-910 XREFS 21350 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1241) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-910 XREFS 21351 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1242) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-910 XREFS 21352 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1243) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-910 XREFS 21353 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1244) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-910 XREFS 21354 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1245) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-910 XREFS 21355 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1246) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-910 XREFS 21356 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1247) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-910 XREFS 21357 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1248) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-910 XREFS 21358 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{258 0 0-1250 {}}} CYCLES {}}
set a(0-1249) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-910 XREFS 21359 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{146 0 0-1229 {}} {258 0 0-1137 {}}} SUCCS {{259 0 0-1250 {}}} CYCLES {}}
set a(0-1250) {NAME if#9:if:nor TYPE NOR PAR 0-910 XREFS 21360 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{130 0 0-1229 {}} {258 0 0-1248 {}} {258 0 0-1247 {}} {258 0 0-1246 {}} {258 0 0-1245 {}} {258 0 0-1244 {}} {258 0 0-1243 {}} {258 0 0-1242 {}} {258 0 0-1241 {}} {258 0 0-1240 {}} {258 0 0-1239 {}} {258 0 0-1238 {}} {258 0 0-1237 {}} {258 0 0-1236 {}} {258 0 0-1235 {}} {258 0 0-1234 {}} {258 0 0-1233 {}} {258 0 0-1232 {}} {258 0 0-1231 {}} {258 0 0-1230 {}} {259 0 0-1249 {}}} SUCCS {{259 0 0-1251 {}} {258 0 0-1256 {}} {258 0 0-1258 {}}} CYCLES {}}
set a(0-1251) {NAME if#9:sel TYPE SELECT PAR 0-910 XREFS 21361 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{130 0 0-1229 {}} {259 0 0-1250 {}}} SUCCS {{146 0 0-1252 {}} {146 0 0-1253 {}} {146 0 0-1254 {}} {146 0 0-1255 {}}} CYCLES {}}
set a(0-1252) {NAME asn#258 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21362 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{146 0 0-1251 {}}} SUCCS {{259 0 0-1253 {}}} CYCLES {}}
set a(0-1253) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-910 XREFS 21363 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{146 0 0-1251 {}} {259 0 0-1252 {}}} SUCCS {{258 0 0-1257 {}}} CYCLES {}}
set a(0-1254) {NAME asn#259 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21364 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {{146 0 0-1251 {}}} SUCCS {{259 0 0-1255 {}}} CYCLES {}}
set a(0-1255) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-910 XREFS 21365 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.17625205} PREDS {{146 0 0-1251 {}} {259 0 0-1254 {}}} SUCCS {{258 0 0-1259 {}}} CYCLES {}}
set a(0-1256) {NAME and#9 TYPE AND PAR 0-910 XREFS 21366 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{258 0 0-1228 {}} {258 0 0-1250 {}}} SUCCS {{259 0 0-1257 {}}} CYCLES {}}
set a(0-1257) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21367 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6327058375} PREDS {{258 0 0-1137 {}} {258 0 0-1253 {}} {258 0 0-917 {}} {259 0 0-1256 {}}} SUCCS {{258 0 0-1270 {}} {258 0 0-1447 {}}} CYCLES {}}
set a(0-1258) {NAME and#10 TYPE AND PAR 0-910 XREFS 21368 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.17625205} PREDS {{258 0 0-1228 {}} {258 0 0-1250 {}}} SUCCS {{259 0 0-1259 {}}} CYCLES {}}
set a(0-1259) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21369 LOC {1 0.78012975 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.19931261249999999} PREDS {{258 0 0-1141 {}} {258 0 0-1255 {}} {258 0 0-916 {}} {259 0 0-1258 {}}} SUCCS {{258 0 0-1316 {}} {258 0 0-1329 {}} {258 0 0-1448 {}}} CYCLES {}}
set a(0-1260) {NAME asn#260 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21370 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {} SUCCS {{259 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-910 XREFS 21371 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-1260 {}}} SUCCS {{259 0 0-1262 {}}} CYCLES {}}
set a(0-1262) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-910 XREFS 21372 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-1261 {}}} SUCCS {{258 0 0-1265 {}}} CYCLES {}}
set a(0-1263) {NAME deltax_square_red:not TYPE NOT PAR 0-910 XREFS 21373 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{258 0 0-1222 {}}} SUCCS {{259 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21374 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-1263 {}}} SUCCS {{259 0 0-1265 {}}} CYCLES {}}
set a(0-1265) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21375 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.7223492034997776} PREDS {{258 0 0-1262 {}} {259 0 0-1264 {}}} SUCCS {{259 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-910 XREFS 21376 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{259 0 0-1265 {}}} SUCCS {{258 0 0-1274 {}} {258 0 0-1276 {}} {258 0 0-1282 {}}} CYCLES {}}
set a(0-1267) {NAME asn#261 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21377 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {} SUCCS {{259 0 0-1268 {}}} CYCLES {}}
set a(0-1268) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-910 XREFS 21378 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-1267 {}}} SUCCS {{259 0 0-1269 {}}} CYCLES {}}
set a(0-1269) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-910 XREFS 21379 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-1268 {}}} SUCCS {{258 0 0-1272 {}}} CYCLES {}}
set a(0-1270) {NAME deltax_square_blue:not TYPE NOT PAR 0-910 XREFS 21380 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{258 0 0-1257 {}}} SUCCS {{259 0 0-1271 {}}} CYCLES {}}
set a(0-1271) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21381 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-1270 {}}} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21382 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7223492034997776} PREDS {{258 0 0-1269 {}} {259 0 0-1271 {}}} SUCCS {{259 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-910 XREFS 21383 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{259 0 0-1272 {}}} SUCCS {{258 0 0-1301 {}} {258 0 0-1303 {}} {258 0 0-1309 {}}} CYCLES {}}
set a(0-1274) {NAME slc#11 TYPE READSLICE PAR 0-910 XREFS 21384 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{258 0 0-1266 {}}} SUCCS {{259 0 0-1275 {}}} CYCLES {}}
set a(0-1275) {NAME asel#39 TYPE SELECT PAR 0-910 XREFS 21385 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{259 0 0-1274 {}}} SUCCS {{146 0 0-1276 {}} {146 0 0-1277 {}} {146 0 0-1278 {}} {146 0 0-1279 {}} {146 0 0-1280 {}} {146 0 0-1281 {}}} CYCLES {}}
set a(0-1276) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-910 XREFS 21386 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-1275 {}} {258 0 0-1266 {}}} SUCCS {{259 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-910 XREFS 21387 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-1275 {}} {259 0 0-1276 {}}} SUCCS {{259 0 0-1278 {}}} CYCLES {}}
set a(0-1278) {NAME if#15:conc TYPE CONCATENATE PAR 0-910 XREFS 21388 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-1275 {}} {259 0 0-1277 {}}} SUCCS {{259 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21389 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.8079816593138831} PREDS {{146 0 0-1275 {}} {259 0 0-1278 {}}} SUCCS {{259 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {NAME aif#39:slc TYPE READSLICE PAR 0-910 XREFS 21390 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1275 {}} {259 0 0-1279 {}}} SUCCS {{259 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {NAME if#15:not TYPE NOT PAR 0-910 XREFS 21391 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1275 {}} {259 0 0-1280 {}}} SUCCS {{258 0 0-1284 {}}} CYCLES {}}
set a(0-1282) {NAME slc#6 TYPE READSLICE PAR 0-910 XREFS 21392 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.8079816999999999} PREDS {{258 0 0-1266 {}}} SUCCS {{259 0 0-1283 {}}} CYCLES {}}
set a(0-1283) {NAME if#15:not#2 TYPE NOT PAR 0-910 XREFS 21393 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{259 0 0-1282 {}}} SUCCS {{259 0 0-1284 {}}} CYCLES {}}
set a(0-1284) {NAME if#15:and TYPE AND PAR 0-910 XREFS 21394 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{258 0 0-1281 {}} {258 0 0-915 {}} {259 0 0-1283 {}}} SUCCS {{259 0 0-1285 {}} {258 0 0-1430 {}}} CYCLES {}}
set a(0-1285) {NAME asel#41 TYPE SELECT PAR 0-910 XREFS 21395 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{259 0 0-1284 {}}} SUCCS {{146 0 0-1286 {}} {146 0 0-1287 {}} {146 0 0-1288 {}} {146 0 0-1289 {}} {146 0 0-1290 {}} {146 0 0-1291 {}} {130 0 0-1292 {}} {146 0 0-1293 {}} {130 0 0-1294 {}}} CYCLES {}}
set a(0-1286) {NAME asn#262 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21396 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1285 {}}} SUCCS {{259 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-910 XREFS 21397 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1285 {}} {259 0 0-1286 {}}} SUCCS {{259 0 0-1288 {}}} CYCLES {}}
set a(0-1288) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-910 XREFS 21398 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1285 {}} {259 0 0-1287 {}}} SUCCS {{258 0 0-1291 {}}} CYCLES {}}
set a(0-1289) {NAME deltay_square_red:not TYPE NOT PAR 0-910 XREFS 21399 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1285 {}} {258 0 0-1224 {}}} SUCCS {{259 0 0-1290 {}}} CYCLES {}}
set a(0-1290) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21400 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-1285 {}} {259 0 0-1289 {}}} SUCCS {{259 0 0-1291 {}}} CYCLES {}}
set a(0-1291) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21401 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8976250284997775} PREDS {{146 0 0-1285 {}} {258 0 0-1288 {}} {259 0 0-1290 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-910 XREFS 21402 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{130 0 0-1285 {}} {259 0 0-1291 {}}} SUCCS {{259 0 0-1293 {}} {258 0 0-1295 {}} {258 0 0-1428 {}}} CYCLES {}}
set a(0-1293) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-910 XREFS 21403 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{146 0 0-1285 {}} {259 0 0-1292 {}}} SUCCS {{259 0 0-1294 {}}} CYCLES {}}
set a(0-1294) {NAME aif#41:asel TYPE SELECT PAR 0-910 XREFS 21404 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{130 0 0-1285 {}} {259 0 0-1293 {}}} SUCCS {{146 0 0-1295 {}} {146 0 0-1296 {}} {146 0 0-1297 {}} {146 0 0-1298 {}} {146 0 0-1299 {}} {146 0 0-1300 {}}} CYCLES {}}
set a(0-1295) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-910 XREFS 21405 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{146 0 0-1294 {}} {258 0 0-1292 {}}} SUCCS {{259 0 0-1296 {}}} CYCLES {}}
set a(0-1296) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-910 XREFS 21406 LOC {1 0.9600088499999999 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1294 {}} {259 0 0-1295 {}}} SUCCS {{259 0 0-1297 {}}} CYCLES {}}
set a(0-1297) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-910 XREFS 21407 LOC {1 0.9600088499999999 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1294 {}} {259 0 0-1296 {}}} SUCCS {{259 0 0-1298 {}}} CYCLES {}}
set a(0-1298) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21408 LOC {2 0.0 2 0.897625075 2 0.897625075 2 0.9832574843138832 2 0.9832574843138832} PREDS {{146 0 0-1294 {}} {259 0 0-1297 {}}} SUCCS {{259 0 0-1299 {}}} CYCLES {}}
set a(0-1299) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-910 XREFS 21409 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-1294 {}} {259 0 0-1298 {}}} SUCCS {{259 0 0-1300 {}}} CYCLES {}}
set a(0-1300) {NAME if#15:not#1 TYPE NOT PAR 0-910 XREFS 21410 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-1294 {}} {259 0 0-1299 {}}} SUCCS {{258 0 0-1430 {}}} CYCLES {}}
set a(0-1301) {NAME slc#12 TYPE READSLICE PAR 0-910 XREFS 21411 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{258 0 0-1273 {}}} SUCCS {{259 0 0-1302 {}}} CYCLES {}}
set a(0-1302) {NAME asel#45 TYPE SELECT PAR 0-910 XREFS 21412 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{259 0 0-1301 {}}} SUCCS {{146 0 0-1303 {}} {146 0 0-1304 {}} {146 0 0-1305 {}} {146 0 0-1306 {}} {146 0 0-1307 {}} {146 0 0-1308 {}}} CYCLES {}}
set a(0-1303) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-910 XREFS 21413 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-1302 {}} {258 0 0-1273 {}}} SUCCS {{259 0 0-1304 {}}} CYCLES {}}
set a(0-1304) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-910 XREFS 21414 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-1302 {}} {259 0 0-1303 {}}} SUCCS {{259 0 0-1305 {}}} CYCLES {}}
set a(0-1305) {NAME if#16:conc TYPE CONCATENATE PAR 0-910 XREFS 21415 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-1302 {}} {259 0 0-1304 {}}} SUCCS {{259 0 0-1306 {}}} CYCLES {}}
set a(0-1306) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21416 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.8079816593138831} PREDS {{146 0 0-1302 {}} {259 0 0-1305 {}}} SUCCS {{259 0 0-1307 {}}} CYCLES {}}
set a(0-1307) {NAME aif#45:slc TYPE READSLICE PAR 0-910 XREFS 21417 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{146 0 0-1302 {}} {259 0 0-1306 {}}} SUCCS {{259 0 0-1308 {}}} CYCLES {}}
set a(0-1308) {NAME if#16:not TYPE NOT PAR 0-910 XREFS 21418 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{146 0 0-1302 {}} {259 0 0-1307 {}}} SUCCS {{258 0 0-1311 {}}} CYCLES {}}
set a(0-1309) {NAME slc#7 TYPE READSLICE PAR 0-910 XREFS 21419 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.8079816999999999} PREDS {{258 0 0-1273 {}}} SUCCS {{259 0 0-1310 {}}} CYCLES {}}
set a(0-1310) {NAME if#16:not#2 TYPE NOT PAR 0-910 XREFS 21420 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{259 0 0-1309 {}}} SUCCS {{259 0 0-1311 {}}} CYCLES {}}
set a(0-1311) {NAME if#16:and TYPE AND PAR 0-910 XREFS 21421 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{258 0 0-1308 {}} {258 0 0-913 {}} {259 0 0-1310 {}}} SUCCS {{259 0 0-1312 {}} {258 0 0-1435 {}}} CYCLES {}}
set a(0-1312) {NAME asel#47 TYPE SELECT PAR 0-910 XREFS 21422 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{259 0 0-1311 {}}} SUCCS {{146 0 0-1313 {}} {146 0 0-1314 {}} {146 0 0-1315 {}} {146 0 0-1316 {}} {146 0 0-1317 {}} {146 0 0-1318 {}} {130 0 0-1319 {}} {146 0 0-1320 {}} {130 0 0-1321 {}}} CYCLES {}}
set a(0-1313) {NAME asn#263 TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21423 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-1312 {}}} SUCCS {{259 0 0-1314 {}}} CYCLES {}}
set a(0-1314) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-910 XREFS 21424 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-1312 {}} {259 0 0-1313 {}}} SUCCS {{259 0 0-1315 {}}} CYCLES {}}
set a(0-1315) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-910 XREFS 21425 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-1312 {}} {259 0 0-1314 {}}} SUCCS {{258 0 0-1318 {}}} CYCLES {}}
set a(0-1316) {NAME deltay_square_blue:not TYPE NOT PAR 0-910 XREFS 21426 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-1312 {}} {258 0 0-1259 {}}} SUCCS {{259 0 0-1317 {}}} CYCLES {}}
set a(0-1317) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21427 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-1312 {}} {259 0 0-1316 {}}} SUCCS {{259 0 0-1318 {}}} CYCLES {}}
set a(0-1318) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21428 LOC {2 0.0 2 0.8079816999999999 2 0.8079816999999999 2 0.8976250284997775 2 0.8976250284997775} PREDS {{146 0 0-1312 {}} {258 0 0-1315 {}} {259 0 0-1317 {}}} SUCCS {{259 0 0-1319 {}}} CYCLES {}}
set a(0-1319) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-910 XREFS 21429 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{130 0 0-1312 {}} {259 0 0-1318 {}}} SUCCS {{259 0 0-1320 {}} {258 0 0-1322 {}} {258 0 0-1433 {}}} CYCLES {}}
set a(0-1320) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-910 XREFS 21430 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1312 {}} {259 0 0-1319 {}}} SUCCS {{259 0 0-1321 {}}} CYCLES {}}
set a(0-1321) {NAME aif#47:asel TYPE SELECT PAR 0-910 XREFS 21431 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{130 0 0-1312 {}} {259 0 0-1320 {}}} SUCCS {{146 0 0-1322 {}} {146 0 0-1323 {}} {146 0 0-1324 {}} {146 0 0-1325 {}} {146 0 0-1326 {}} {146 0 0-1327 {}}} CYCLES {}}
set a(0-1322) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-910 XREFS 21432 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1321 {}} {258 0 0-1319 {}}} SUCCS {{259 0 0-1323 {}}} CYCLES {}}
set a(0-1323) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-910 XREFS 21433 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1321 {}} {259 0 0-1322 {}}} SUCCS {{259 0 0-1324 {}}} CYCLES {}}
set a(0-1324) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-910 XREFS 21434 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-1321 {}} {259 0 0-1323 {}}} SUCCS {{259 0 0-1325 {}}} CYCLES {}}
set a(0-1325) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-910 XREFS 21435 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.9832574843138832 2 0.9832574843138832} PREDS {{146 0 0-1321 {}} {259 0 0-1324 {}}} SUCCS {{259 0 0-1326 {}}} CYCLES {}}
set a(0-1326) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-910 XREFS 21436 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-1321 {}} {259 0 0-1325 {}}} SUCCS {{259 0 0-1327 {}}} CYCLES {}}
set a(0-1327) {NAME if#16:not#1 TYPE NOT PAR 0-910 XREFS 21437 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-1321 {}} {259 0 0-1326 {}}} SUCCS {{258 0 0-1435 {}}} CYCLES {}}
set a(0-1328) {NAME volume_current:not TYPE NOT PAR 0-910 XREFS 21438 LOC {1 0.69508965 1 0.82901735 1 0.82901735 2 0.19931264999999998} PREDS {{258 0 0-1224 {}}} SUCCS {{258 0 0-1330 {}}} CYCLES {}}
set a(0-1329) {NAME volume_current:not#12 TYPE NOT PAR 0-910 XREFS 21439 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 2 0.19931264999999998} PREDS {{258 0 0-1259 {}}} SUCCS {{259 0 0-1330 {}}} CYCLES {}}
set a(0-1330) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-910 XREFS 21440 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.2806518783364113} PREDS {{258 0 0-1328 {}} {259 0 0-1329 {}}} SUCCS {{259 0 0-1331 {}}} CYCLES {}}
set a(0-1331) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-910 XREFS 21441 LOC {1 0.884529625 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.37029525349977765} PREDS {{259 0 0-1330 {}}} SUCCS {{259 0 0-1332 {}} {258 0 0-1333 {}} {258 0 0-1336 {}} {258 0 0-1338 {}} {258 0 0-1344 {}} {258 0 0-1345 {}} {258 0 0-1346 {}} {258 0 0-1349 {}} {258 0 0-1350 {}} {258 0 0-1352 {}} {258 0 0-1354 {}} {258 0 0-1374 {}} {258 0 0-1376 {}} {258 0 0-1379 {}} {258 0 0-1385 {}} {258 0 0-1391 {}} {258 0 0-1392 {}} {258 0 0-1400 {}} {258 0 0-1401 {}} {258 0 0-1405 {}}} CYCLES {}}
set a(0-1332) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-910 XREFS 21442 LOC {1 0.974173 1 1.0 1 1.0 2 0.3702953} PREDS {{259 0 0-1331 {}}} SUCCS {{258 0 0-1334 {}}} CYCLES {}}
set a(0-1333) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-910 XREFS 21443 LOC {1 0.974173 1 1.0 1 1.0 2 0.3702953} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1334 {}}} CYCLES {}}
set a(0-1334) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-910 XREFS 21444 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{258 0 0-1332 {}} {259 0 0-1333 {}}} SUCCS {{259 0 0-1335 {}}} CYCLES {}}
set a(0-1335) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-910 XREFS 21445 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{259 0 0-1334 {}}} SUCCS {{258 0 0-1342 {}}} CYCLES {}}
set a(0-1336) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-910 XREFS 21446 LOC {1 0.974173 1 1.0 1 1.0 2 0.3702953} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1337 {}}} CYCLES {}}
set a(0-1337) {NAME volume_current:not#1 TYPE NOT PAR 0-910 XREFS 21447 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{259 0 0-1336 {}}} SUCCS {{258 0 0-1340 {}}} CYCLES {}}
set a(0-1338) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-910 XREFS 21448 LOC {1 0.974173 1 1.0 1 1.0 2 0.3702953} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1339 {}}} CYCLES {}}
set a(0-1339) {NAME volume_current:not#2 TYPE NOT PAR 0-910 XREFS 21449 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{259 0 0-1338 {}}} SUCCS {{259 0 0-1340 {}}} CYCLES {}}
set a(0-1340) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-910 XREFS 21450 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{258 0 0-1337 {}} {259 0 0-1339 {}}} SUCCS {{259 0 0-1341 {}}} CYCLES {}}
set a(0-1341) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-910 XREFS 21451 LOC {1 0.974173 2 0.3702953 2 0.3702953 2 0.3702953} PREDS {{259 0 0-1340 {}}} SUCCS {{259 0 0-1342 {}}} CYCLES {}}
set a(0-1342) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-910 XREFS 21452 LOC {2 0.0 2 0.3702953 2 0.3702953 2 0.43380727341030245 2 0.43380727341030245} PREDS {{258 0 0-1335 {}} {259 0 0-1341 {}}} SUCCS {{259 0 0-1343 {}}} CYCLES {}}
set a(0-1343) {NAME volume_current:slc TYPE READSLICE PAR 0-910 XREFS 21453 LOC {2 0.063512025 2 0.43380732499999997 2 0.43380732499999997 2 0.43380732499999997} PREDS {{259 0 0-1342 {}}} SUCCS {{258 0 0-1348 {}}} CYCLES {}}
set a(0-1344) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-910 XREFS 21454 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1347 {}}} CYCLES {}}
set a(0-1345) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-910 XREFS 21455 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1347 {}}} CYCLES {}}
set a(0-1346) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-910 XREFS 21456 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1347 {}}} CYCLES {}}
set a(0-1347) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-910 XREFS 21457 LOC {1 0.974173 2 0.43380732499999997 2 0.43380732499999997 2 0.43380732499999997} PREDS {{258 0 0-1345 {}} {258 0 0-1344 {}} {259 0 0-1346 {}}} SUCCS {{259 0 0-1348 {}}} CYCLES {}}
set a(0-1348) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#6 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21458 LOC {2 0.063512025 2 0.43380732499999997 2 0.43380732499999997 2 0.4871641734103024 2 0.4871641734103024} PREDS {{258 0 0-1343 {}} {259 0 0-1347 {}}} SUCCS {{258 0 0-1357 {}}} CYCLES {}}
set a(0-1349) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-910 XREFS 21459 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1353 {}}} CYCLES {}}
set a(0-1350) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-910 XREFS 21460 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1351 {}}} CYCLES {}}
set a(0-1351) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-910 XREFS 21461 LOC {1 0.974173 2 0.43380732499999997 2 0.43380732499999997 2 0.43380732499999997} PREDS {{259 0 0-1350 {}}} SUCCS {{258 0 0-1353 {}}} CYCLES {}}
set a(0-1352) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-910 XREFS 21462 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1353 {}}} CYCLES {}}
set a(0-1353) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21463 LOC {1 0.974173 2 0.43380732499999997 2 0.43380732499999997 2 0.43380732499999997} PREDS {{258 0 0-1351 {}} {258 0 0-1349 {}} {259 0 0-1352 {}}} SUCCS {{258 0 0-1356 {}}} CYCLES {}}
set a(0-1354) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-910 XREFS 21464 LOC {1 0.974173 1 1.0 1 1.0 2 0.43380732499999997} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1355 {}}} CYCLES {}}
set a(0-1355) {NAME volume_current:conc TYPE CONCATENATE PAR 0-910 XREFS 21465 LOC {1 0.974173 2 0.43380732499999997 2 0.43380732499999997 2 0.43380732499999997} PREDS {{259 0 0-1354 {}}} SUCCS {{259 0 0-1356 {}}} CYCLES {}}
set a(0-1356) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21466 LOC {2 0.0 2 0.43380732499999997 2 0.43380732499999997 2 0.4871641734103024 2 0.4871641734103024} PREDS {{258 0 0-1353 {}} {259 0 0-1355 {}}} SUCCS {{259 0 0-1357 {}}} CYCLES {}}
set a(0-1357) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-910 XREFS 21467 LOC {2 0.116868925 2 0.48716422499999995 2 0.48716422499999995 2 0.5451984129329679 2 0.5451984129329679} PREDS {{258 0 0-1348 {}} {259 0 0-1356 {}}} SUCCS {{259 0 0-1358 {}} {258 0 0-1360 {}} {258 0 0-1365 {}} {258 0 0-1369 {}} {258 0 0-1370 {}} {258 0 0-1371 {}} {258 0 0-1380 {}} {258 0 0-1382 {}}} CYCLES {}}
set a(0-1358) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-910 XREFS 21468 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1357 {}}} SUCCS {{259 0 0-1359 {}}} CYCLES {}}
set a(0-1359) {NAME volume_current:not#3 TYPE NOT PAR 0-910 XREFS 21469 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1358 {}}} SUCCS {{258 0 0-1362 {}}} CYCLES {}}
set a(0-1360) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-910 XREFS 21470 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1361 {}}} CYCLES {}}
set a(0-1361) {NAME volume_current:not#4 TYPE NOT PAR 0-910 XREFS 21471 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1360 {}}} SUCCS {{259 0 0-1362 {}}} CYCLES {}}
set a(0-1362) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-910 XREFS 21472 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{258 0 0-1359 {}} {259 0 0-1361 {}}} SUCCS {{259 0 0-1363 {}}} CYCLES {}}
set a(0-1363) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-910 XREFS 21473 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1362 {}}} SUCCS {{259 0 0-1364 {}}} CYCLES {}}
set a(0-1364) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-910 XREFS 21474 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1363 {}}} SUCCS {{258 0 0-1367 {}}} CYCLES {}}
set a(0-1365) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-910 XREFS 21475 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1366 {}}} CYCLES {}}
set a(0-1366) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-910 XREFS 21476 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.545198475} PREDS {{259 0 0-1365 {}}} SUCCS {{259 0 0-1367 {}}} CYCLES {}}
set a(0-1367) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#7 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21477 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.5985553234103024 2 0.5985553234103024} PREDS {{258 0 0-1364 {}} {259 0 0-1366 {}}} SUCCS {{259 0 0-1368 {}}} CYCLES {}}
set a(0-1368) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-910 XREFS 21478 LOC {2 0.22826007499999998 2 0.598555375 2 0.598555375 2 0.598555375} PREDS {{259 0 0-1367 {}}} SUCCS {{258 0 0-1373 {}}} CYCLES {}}
set a(0-1369) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-910 XREFS 21479 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.598555375} PREDS {{258 0 0-1357 {}}} SUCCS {{258 0 0-1372 {}}} CYCLES {}}
set a(0-1370) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-910 XREFS 21480 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.598555375} PREDS {{258 0 0-1357 {}}} SUCCS {{258 0 0-1372 {}}} CYCLES {}}
set a(0-1371) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-910 XREFS 21481 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.598555375} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1372 {}}} CYCLES {}}
set a(0-1372) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-910 XREFS 21482 LOC {2 0.174903175 2 0.598555375 2 0.598555375 2 0.598555375} PREDS {{258 0 0-1370 {}} {258 0 0-1369 {}} {259 0 0-1371 {}}} SUCCS {{259 0 0-1373 {}}} CYCLES {}}
set a(0-1373) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21483 LOC {2 0.22826007499999998 2 0.598555375 2 0.598555375 2 0.6519122234103024 2 0.6519122234103024} PREDS {{258 0 0-1368 {}} {259 0 0-1372 {}}} SUCCS {{258 0 0-1384 {}} {258 0 0-1393 {}} {258 0 0-1395 {}} {258 0 0-1396 {}} {258 0 0-1397 {}} {258 0 0-1398 {}} {258 0 0-1399 {}}} CYCLES {}}
set a(0-1374) {NAME volume_current:slc(acc.idiv)#12 TYPE READSLICE PAR 0-910 XREFS 21484 LOC {1 0.974173 1 1.0 1 1.0 2 0.7243062} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1375 {}}} CYCLES {}}
set a(0-1375) {NAME volume_current:not#9 TYPE NOT PAR 0-910 XREFS 21485 LOC {1 0.974173 2 0.7243062 2 0.7243062 2 0.7243062} PREDS {{259 0 0-1374 {}}} SUCCS {{258 0 0-1378 {}}} CYCLES {}}
set a(0-1376) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-910 XREFS 21486 LOC {1 0.974173 1 1.0 1 1.0 2 0.7243062} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1377 {}}} CYCLES {}}
set a(0-1377) {NAME volume_current:not#10 TYPE NOT PAR 0-910 XREFS 21487 LOC {1 0.974173 2 0.7243062 2 0.7243062 2 0.7243062} PREDS {{259 0 0-1376 {}}} SUCCS {{259 0 0-1378 {}}} CYCLES {}}
set a(0-1378) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-910 XREFS 21488 LOC {1 0.974173 2 0.7243062 2 0.7243062 2 0.7243062} PREDS {{258 0 0-1375 {}} {259 0 0-1377 {}}} SUCCS {{258 0 0-1390 {}}} CYCLES {}}
set a(0-1379) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-910 XREFS 21489 LOC {1 0.974173 1 1.0 1 1.0 2 0.6519122749999999} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1381 {}}} CYCLES {}}
set a(0-1380) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-910 XREFS 21490 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.6519122749999999} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1381 {}}} CYCLES {}}
set a(0-1381) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-910 XREFS 21491 LOC {2 0.174903175 2 0.6519122749999999 2 0.6519122749999999 2 0.68352311125 2 0.68352311125} PREDS {{258 0 0-1379 {}} {259 0 0-1380 {}}} SUCCS {{258 0 0-1389 {}}} CYCLES {}}
set a(0-1382) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-910 XREFS 21492 LOC {2 0.174903175 2 0.545198475 2 0.545198475 2 0.6519122749999999} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1383 {}}} CYCLES {}}
set a(0-1383) {NAME volume_current:not#7 TYPE NOT PAR 0-910 XREFS 21493 LOC {2 0.174903175 2 0.6519122749999999 2 0.6519122749999999 2 0.6519122749999999} PREDS {{259 0 0-1382 {}}} SUCCS {{258 0 0-1388 {}}} CYCLES {}}
set a(0-1384) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-910 XREFS 21494 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.6519122749999999} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1387 {}}} CYCLES {}}
set a(0-1385) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-910 XREFS 21495 LOC {1 0.974173 1 1.0 1 1.0 2 0.6519122749999999} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1386 {}}} CYCLES {}}
set a(0-1386) {NAME volume_current:not#5 TYPE NOT PAR 0-910 XREFS 21496 LOC {1 0.974173 2 0.6519122749999999 2 0.6519122749999999 2 0.6519122749999999} PREDS {{259 0 0-1385 {}}} SUCCS {{259 0 0-1387 {}}} CYCLES {}}
set a(0-1387) {NAME volume_current:nand TYPE NAND PAR 0-910 XREFS 21497 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.6519122749999999} PREDS {{258 0 0-1384 {}} {259 0 0-1386 {}}} SUCCS {{259 0 0-1388 {}}} CYCLES {}}
set a(0-1388) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-910 XREFS 21498 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.68352311125 2 0.68352311125} PREDS {{258 0 0-1383 {}} {259 0 0-1387 {}}} SUCCS {{259 0 0-1389 {}}} CYCLES {}}
set a(0-1389) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#11 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-910 XREFS 21499 LOC {2 0.31322785 2 0.68352315 2 0.68352315 2 0.7243061600894752 2 0.7243061600894752} PREDS {{258 0 0-1381 {}} {259 0 0-1388 {}}} SUCCS {{259 0 0-1390 {}}} CYCLES {}}
set a(0-1390) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#13 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21500 LOC {2 0.35401089999999996 2 0.7243062 2 0.7243062 2 0.7776532201789506 2 0.7776532201789506} PREDS {{258 0 0-1378 {}} {259 0 0-1389 {}}} SUCCS {{258 0 0-1408 {}}} CYCLES {}}
set a(0-1391) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-910 XREFS 21501 LOC {1 0.974173 1 1.0 1 1.0 2 0.74003265} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1407 {}}} CYCLES {}}
set a(0-1392) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-910 XREFS 21502 LOC {1 0.974173 1 1.0 1 1.0 2 0.7185769} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1403 {}}} CYCLES {}}
set a(0-1393) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-910 XREFS 21503 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{259 0 0-1394 {}}} CYCLES {}}
set a(0-1394) {NAME volume_current:not#6 TYPE NOT PAR 0-910 XREFS 21504 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{259 0 0-1393 {}}} SUCCS {{258 0 0-1403 {}}} CYCLES {}}
set a(0-1395) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-910 XREFS 21505 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1396) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-910 XREFS 21506 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1397) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-910 XREFS 21507 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1398) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-910 XREFS 21508 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1399) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-910 XREFS 21509 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1373 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1400) {NAME volume_current:slc(acc.idiv)#14 TYPE READSLICE PAR 0-910 XREFS 21510 LOC {1 0.974173 1 1.0 1 1.0 2 0.7185769} PREDS {{258 0 0-1331 {}}} SUCCS {{258 0 0-1402 {}}} CYCLES {}}
set a(0-1401) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-910 XREFS 21511 LOC {1 0.974173 1 1.0 1 1.0 2 0.7185769} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {NAME volume_current:or TYPE OR PAR 0-910 XREFS 21512 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1400 {}} {258 0 0-1399 {}} {258 0 0-1398 {}} {258 0 0-1397 {}} {258 0 0-1396 {}} {258 0 0-1395 {}} {259 0 0-1401 {}}} SUCCS {{259 0 0-1403 {}}} CYCLES {}}
set a(0-1403) {NAME and#1 TYPE AND PAR 0-910 XREFS 21513 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{258 0 0-1394 {}} {258 0 0-1392 {}} {259 0 0-1402 {}}} SUCCS {{259 0 0-1404 {}}} CYCLES {}}
set a(0-1404) {NAME volume_current:xor TYPE XOR PAR 0-910 XREFS 21514 LOC {2 0.281616975 2 0.6519122749999999 2 0.6519122749999999 2 0.7185769} PREDS {{259 0 0-1403 {}}} SUCCS {{258 0 0-1406 {}}} CYCLES {}}
set a(0-1405) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-910 XREFS 21515 LOC {1 0.974173 1 1.0 1 1.0 2 0.7185769} PREDS {{258 0 0-1331 {}}} SUCCS {{259 0 0-1406 {}}} CYCLES {}}
set a(0-1406) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#10 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-910 XREFS 21516 LOC {2 0.281616975 2 0.7185769 2 0.7185769 2 0.74003261125 2 0.74003261125} PREDS {{258 0 0-1404 {}} {259 0 0-1405 {}}} SUCCS {{259 0 0-1407 {}}} CYCLES {}}
set a(0-1407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#12 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-910 XREFS 21517 LOC {2 0.303072725 2 0.74003265 2 0.74003265 2 0.7776532270241716 2 0.7776532270241716} PREDS {{258 0 0-1391 {}} {259 0 0-1406 {}}} SUCCS {{259 0 0-1408 {}}} CYCLES {}}
set a(0-1408) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21518 LOC {2 0.407357975 2 0.7776532749999999 2 0.7776532749999999 2 0.8310002951789504 2 0.8310002951789504} PREDS {{258 0 0-1390 {}} {259 0 0-1407 {}}} SUCCS {{259 0 0-1409 {}} {258 0 0-1426 {}}} CYCLES {}}
set a(0-1409) {NAME if#17:conc TYPE CONCATENATE PAR 0-910 XREFS 21519 LOC {2 0.46070505 2 0.8310003499999999 2 0.8310003499999999 2 0.8310003499999999} PREDS {{259 0 0-1408 {}}} SUCCS {{258 0 0-1413 {}}} CYCLES {}}
set a(0-1410) {NAME if#17:asn TYPE ASSIGN PAR 0-910 XREFS 21520 LOC {1 0.6297047 2 0.8310003499999999 2 0.8310003499999999 2 0.8310003499999999} PREDS {{262 0 0-1449 {}}} SUCCS {{259 0 0-1411 {}} {256 0 0-1449 {}}} CYCLES {}}
set a(0-1411) {NAME not#9 TYPE NOT PAR 0-910 XREFS 21521 LOC {1 0.6297047 2 0.8310003499999999 2 0.8310003499999999 2 0.8310003499999999} PREDS {{259 0 0-1410 {}}} SUCCS {{259 0 0-1412 {}}} CYCLES {}}
set a(0-1412) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-910 XREFS 21522 LOC {1 0.6297047 2 0.8310003499999999 2 0.8310003499999999 2 0.8310003499999999} PREDS {{259 0 0-1411 {}}} SUCCS {{259 0 0-1413 {}}} CYCLES {}}
set a(0-1413) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME if#17:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-910 XREFS 21523 LOC {2 0.46070505 2 0.8310003499999999 2 0.8310003499999999 2 0.8843571984103024 2 0.8843571984103024} PREDS {{258 0 0-1409 {}} {259 0 0-1412 {}}} SUCCS {{259 0 0-1414 {}}} CYCLES {}}
set a(0-1414) {NAME if#17:slc TYPE READSLICE PAR 0-910 XREFS 21524 LOC {2 0.51406195 2 0.88435725 2 0.88435725 2 0.88435725} PREDS {{259 0 0-1413 {}}} SUCCS {{259 0 0-1415 {}} {258 0 0-1418 {}}} CYCLES {}}
set a(0-1415) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#10 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-910 XREFS 21525 LOC {2 0.51406195 2 0.88435725 2 0.88435725 2 0.933351175547025 2 0.933351175547025} PREDS {{259 0 0-1414 {}}} SUCCS {{259 0 0-1416 {}}} CYCLES {}}
set a(0-1416) {NAME slc#8 TYPE READSLICE PAR 0-910 XREFS 21526 LOC {2 0.563055925 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-1415 {}}} SUCCS {{259 0 0-1417 {}} {258 0 0-1424 {}}} CYCLES {}}
set a(0-1417) {NAME asel#51 TYPE SELECT PAR 0-910 XREFS 21527 LOC {2 0.563055925 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-1416 {}}} SUCCS {{146 0 0-1418 {}} {146 0 0-1419 {}} {146 0 0-1420 {}} {146 0 0-1421 {}} {146 0 0-1422 {}}} CYCLES {}}
set a(0-1418) {NAME if#17:slc(acc#11.cse) TYPE READSLICE PAR 0-910 XREFS 21528 LOC {2 0.563055925 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-1417 {}} {258 0 0-1414 {}}} SUCCS {{259 0 0-1419 {}}} CYCLES {}}
set a(0-1419) {NAME aif#51:not#1 TYPE NOT PAR 0-910 XREFS 21529 LOC {2 0.563055925 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-1417 {}} {259 0 0-1418 {}}} SUCCS {{259 0 0-1420 {}}} CYCLES {}}
set a(0-1420) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-910 XREFS 21530 LOC {2 0.563055925 2 0.933351225 2 0.933351225 2 0.9769393398622739 2 0.9769393398622739} PREDS {{146 0 0-1417 {}} {259 0 0-1419 {}}} SUCCS {{259 0 0-1421 {}}} CYCLES {}}
set a(0-1421) {NAME aif#51:slc TYPE READSLICE PAR 0-910 XREFS 21531 LOC {2 0.6066441 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-1417 {}} {259 0 0-1420 {}}} SUCCS {{259 0 0-1422 {}}} CYCLES {}}
set a(0-1422) {NAME if#17:not TYPE NOT PAR 0-910 XREFS 21532 LOC {2 0.6066441 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-1417 {}} {259 0 0-1421 {}}} SUCCS {{258 0 0-1425 {}}} CYCLES {}}
set a(0-1423) {NAME asn#264 TYPE ASSIGN PAR 0-910 XREFS 21533 LOC {1 0.6297047 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-1449 {}}} SUCCS {{258 0 0-1426 {}} {256 0 0-1449 {}}} CYCLES {}}
set a(0-1424) {NAME if#17:not#1 TYPE NOT PAR 0-910 XREFS 21534 LOC {2 0.563055925 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-1416 {}}} SUCCS {{259 0 0-1425 {}}} CYCLES {}}
set a(0-1425) {NAME if#17:and TYPE AND PAR 0-910 XREFS 21535 LOC {2 0.6066441 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-1422 {}} {258 0 0-911 {}} {259 0 0-1424 {}}} SUCCS {{259 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-910 XREFS 21536 LOC {2 0.6066441 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-1423 {}} {258 0 0-1408 {}} {259 0 0-1425 {}}} SUCCS {{259 0 0-1427 {}} {258 0 0-1449 {}}} CYCLES {}}
set a(0-1427) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-910 XREFS 21537 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1427 {}} {80 0 0-1439 {}} {259 0 0-1426 {}}} SUCCS {{260 0 0-1427 {}} {80 0 0-1439 {}}} CYCLES {}}
set a(0-1428) {NAME aif#41:slc TYPE READSLICE PAR 0-910 XREFS 21538 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.983257525} PREDS {{258 0 0-1292 {}}} SUCCS {{259 0 0-1429 {}}} CYCLES {}}
set a(0-1429) {NAME if#15:not#3 TYPE NOT PAR 0-910 XREFS 21539 LOC {1 0.9600088499999999 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-1428 {}}} SUCCS {{259 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {NAME if#15:and#2 TYPE AND PAR 0-910 XREFS 21540 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{258 0 0-1284 {}} {258 0 0-1300 {}} {258 0 0-914 {}} {259 0 0-1429 {}}} SUCCS {{259 0 0-1431 {}}} CYCLES {}}
set a(0-1431) {NAME exs#8 TYPE SIGNEXTEND PAR 0-910 XREFS 21541 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-1430 {}}} SUCCS {{259 0 0-1432 {}}} CYCLES {}}
set a(0-1432) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME or#3 TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-910 XREFS 21542 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.9999999561077388 2 0.9999999561077388} PREDS {{258 0 0-959 {}} {259 0 0-1431 {}}} SUCCS {{258 0 0-1438 {}}} CYCLES {}}
set a(0-1433) {NAME aif#47:slc TYPE READSLICE PAR 0-910 XREFS 21543 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.983257525} PREDS {{258 0 0-1319 {}}} SUCCS {{259 0 0-1434 {}}} CYCLES {}}
set a(0-1434) {NAME if#16:not#3 TYPE NOT PAR 0-910 XREFS 21544 LOC {2 0.089643375 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-1433 {}}} SUCCS {{259 0 0-1435 {}}} CYCLES {}}
set a(0-1435) {NAME if#16:and#2 TYPE AND PAR 0-910 XREFS 21545 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{258 0 0-1311 {}} {258 0 0-1327 {}} {258 0 0-912 {}} {259 0 0-1434 {}}} SUCCS {{259 0 0-1436 {}}} CYCLES {}}
set a(0-1436) {NAME exs#9 TYPE SIGNEXTEND PAR 0-910 XREFS 21546 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-1435 {}}} SUCCS {{259 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME or#4 TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-910 XREFS 21547 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.9999999561077388 2 0.9999999561077388} PREDS {{258 0 0-1023 {}} {259 0 0-1436 {}}} SUCCS {{259 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {NAME conc#13 TYPE CONCATENATE PAR 0-910 XREFS 21548 LOC {2 0.1920183 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-991 {}} {258 0 0-1432 {}} {259 0 0-1437 {}}} SUCCS {{259 0 0-1439 {}}} CYCLES {}}
set a(0-1439) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-910 XREFS 21549 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1439 {}} {80 0 0-1427 {}} {259 0 0-1438 {}}} SUCCS {{80 0 0-1427 {}} {260 0 0-1439 {}}} CYCLES {}}
set a(0-1440) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-910 XREFS 21550 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.416302925} PREDS {} SUCCS {{259 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {NAME vin:asn TYPE ASSIGN PAR 0-910 XREFS 21551 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.416302925} PREDS {{260 0 0-1441 {}} {256 0 0-927 {}} {256 0 0-942 {}} {256 0 0-947 {}} {256 0 0-954 {}} {256 0 0-974 {}} {256 0 0-979 {}} {256 0 0-986 {}} {256 0 0-1006 {}} {256 0 0-1011 {}} {256 0 0-1018 {}} {259 0 0-1440 {}}} SUCCS {{262 0 0-927 {}} {262 0 0-942 {}} {262 0 0-947 {}} {262 0 0-954 {}} {262 0 0-974 {}} {262 0 0-979 {}} {262 0 0-986 {}} {262 0 0-1006 {}} {262 0 0-1011 {}} {262 0 0-1018 {}} {260 0 0-1441 {}}} CYCLES {}}
set a(0-1442) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-910 XREFS 21552 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.33496365} PREDS {{260 0 0-1442 {}} {256 0 0-928 {}} {256 0 0-930 {}} {256 0 0-939 {}} {256 0 0-960 {}} {256 0 0-962 {}} {256 0 0-971 {}} {256 0 0-992 {}} {256 0 0-994 {}} {256 0 0-1003 {}} {258 0 0-927 {}}} SUCCS {{262 0 0-928 {}} {262 0 0-930 {}} {262 0 0-939 {}} {262 0 0-960 {}} {262 0 0-962 {}} {262 0 0-971 {}} {262 0 0-992 {}} {262 0 0-994 {}} {262 0 0-1003 {}} {260 0 0-1442 {}}} CYCLES {}}
set a(0-1443) {NAME vin:asn(acc#13(0).sva) TYPE ASSIGN PAR 0-910 XREFS 21553 LOC {1 0.623584425 1 0.663575575 1 0.663575575 3 0.044751874999999997} PREDS {{260 0 0-1443 {}} {256 0 0-1074 {}} {258 0 0-1162 {}}} SUCCS {{262 0 0-1074 {}} {260 0 0-1443 {}}} CYCLES {}}
set a(0-1444) {NAME vin:asn(acc#13(1).sva) TYPE ASSIGN PAR 0-910 XREFS 21554 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.044751874999999997} PREDS {{260 0 0-1444 {}} {256 0 0-1077 {}} {258 0 0-1189 {}}} SUCCS {{262 0 0-1077 {}} {260 0 0-1444 {}}} CYCLES {}}
set a(0-1445) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-910 XREFS 21555 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.15984527499999998} PREDS {{260 0 0-1445 {}} {256 0 0-1126 {}} {258 0 0-1222 {}}} SUCCS {{262 0 0-1126 {}} {260 0 0-1445 {}}} CYCLES {}}
set a(0-1446) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-910 XREFS 21556 LOC {1 0.69508965 1 0.82901735 1 0.82901735 3 0.15984527499999998} PREDS {{260 0 0-1446 {}} {256 0 0-1130 {}} {258 0 0-1224 {}}} SUCCS {{262 0 0-1130 {}} {260 0 0-1446 {}}} CYCLES {}}
set a(0-1447) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-910 XREFS 21557 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.15984527499999998} PREDS {{260 0 0-1447 {}} {256 0 0-1134 {}} {258 0 0-1257 {}}} SUCCS {{262 0 0-1134 {}} {260 0 0-1447 {}}} CYCLES {}}
set a(0-1448) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-910 XREFS 21558 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 3 0.15984527499999998} PREDS {{260 0 0-1448 {}} {256 0 0-1138 {}} {258 0 0-1259 {}}} SUCCS {{262 0 0-1138 {}} {260 0 0-1448 {}}} CYCLES {}}
set a(0-1449) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-910 XREFS 21559 LOC {2 0.6297047 2 1.0 2 1.0 3 0.8310003499999999} PREDS {{260 0 0-1449 {}} {256 0 0-1410 {}} {256 0 0-1423 {}} {258 0 0-1426 {}}} SUCCS {{262 0 0-1410 {}} {262 0 0-1423 {}} {260 0 0-1449 {}}} CYCLES {}}
set a(0-910) {CHI {0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305 0-1306 0-1307 0-1308 0-1309 0-1310 0-1311 0-1312 0-1313 0-1314 0-1315 0-1316 0-1317 0-1318 0-1319 0-1320 0-1321 0-1322 0-1323 0-1324 0-1325 0-1326 0-1327 0-1328 0-1329 0-1330 0-1331 0-1332 0-1333 0-1334 0-1335 0-1336 0-1337 0-1338 0-1339 0-1340 0-1341 0-1342 0-1343 0-1344 0-1345 0-1346 0-1347 0-1348 0-1349 0-1350 0-1351 0-1352 0-1353 0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1365 0-1366 0-1367 0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-900 XREFS 21560 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-910 {}} {258 0 0-908 {}} {258 0 0-907 {}} {258 0 0-906 {}} {258 0 0-905 {}} {258 0 0-904 {}} {258 0 0-903 {}} {258 0 0-901 {}} {258 0 0-902 {}} {259 0 0-909 {}}} SUCCS {{772 0 0-901 {}} {772 0 0-902 {}} {772 0 0-903 {}} {772 0 0-904 {}} {772 0 0-905 {}} {772 0 0-906 {}} {772 0 0-907 {}} {772 0 0-908 {}} {772 0 0-909 {}} {774 0 0-910 {}}} CYCLES {}}
set a(0-900) {CHI {0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 21561 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-900-TOTALCYCLES) {3}
set a(0-900-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-932 0-937 0-964 0-969 0-996 0-1001 0-1330} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-938 0-945 0-953 0-970 0-977 0-985 0-1002 0-1009 0-1017 0-1182} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-946 0-957 0-978 0-989 0-1010 0-1021 0-1265 0-1272 0-1291 0-1318 0-1331} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-958 0-990 0-1022} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1035 0-1064 0-1143 0-1390 0-1408} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1037 0-1052 0-1060 0-1192 0-1227} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1050 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-1068 0-1161 0-1188 0-1420} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-1076 0-1079} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1129 0-1133 0-1137 0-1141} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-1148 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1156 0-1165 0-1170 0-1279 0-1298 0-1306 0-1325} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1162 0-1189 0-1426} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-1177 0-1357} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1222 0-1224 0-1257 0-1259} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) 0-1342 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) {0-1348 0-1367 0-1373 0-1413} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,6,1,7) 0-1356 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) {0-1381 0-1388} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-1389 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-1406 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,4) 0-1407 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-1415 mgc_ioport.mgc_out_stdreg(4,4) 0-1427 mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2) {0-1432 0-1437} mgc_ioport.mgc_out_stdreg(2,30) 0-1439}
set a(0-900-PROC_NAME) {core}
set a(0-900-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-900}

