Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Aug 10 21:44:20 2025
| Host         : DESKTOP-T190VGH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cnn_control_sets_placed.rpt
| Design       : cnn
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   246 |
|    Minimum number of control sets                        |   246 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   443 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   246 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |    32 |
| >= 16              |   140 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             338 |          132 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             600 |          105 |
| Yes          | No                    | Yes                    |            3227 |         1290 |
| Yes          | Yes                   | No                     |             152 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                            Enable Signal                                           |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | max_inst/done_i_1__1_n_0                                                                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/FSM_sequential_state[3]_i_1__1_n_0               | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/counters_inst/j[4]_i_1__4_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dense/count/rowCount1                                                                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/FSM_sequential_state[3]_i_1__0_n_0 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/counters_inst/j[4]_i_1__7_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/counters_inst/i[4]_i_1__1_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/counters_inst/i[4]_i_1__2_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/counters_inst/j[4]_i_1__2_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/counters_inst/i[4]_i_1__3_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/counters_inst/j[4]_i_1__6_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/__7/i___4_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/counters_inst/j[4]_i_1__0_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | max_inst/FSM_onehot_state_reg_n_0_[2]                                                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/__7/i__n_0                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/layer_control_inst/FSM_onehot_state_reg[2]_0[0]                                        | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/__7/i___0_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/__7/i___2_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/counters_inst/i[3]_i_1_n_0                                                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/counters_inst/i[4]_i_1__6_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/counters_inst/j[4]_i_1__5_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/FSM_sequential_state[3]_i_1_n_0    | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/__7/i___3_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/counters_inst/i[4]_i_1__0_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/__7/i___1_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/counters_inst/j[4]_i_1__3_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/counters_inst/i[4]_i_1__5_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/counters_inst/i[4]_i_1__4_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/counters_inst/i[4]_i_1__7_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/counters_inst/j[4]_i_1__1_n_0                                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1_inst/control_inst/E[0]                                                                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | layer1_inst/counters_inst/i[4]_i_1_n_0                                                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/pixel[8][7]_i_1__1_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/__4/i___1_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/__4/i___4_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/pixel[8][7]_i_1__0_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/__4/i___2_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/comp_inst/result[7]_i_2_n_0                                      | layer1_inst/control_inst/SR[0]                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_8[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/__4/i___3_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/__4/i___0_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_5[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_6[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/__4/i__n_0                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/pixel[8][7]_i_1_n_0                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_3[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_4[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_7[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/FSM_onehot_state_reg[3]_2[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_1                                                 | layer2_inst/control_inst/SR[0]                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_control_inst/Q[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_control_inst/Q[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_data_inst/addr1[7]_i_1__11_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_data_inst/addr1[7]_i_1__24_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_data_inst/addr1[7]_i_1__19_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_data_inst/addr1[7]_i_1__9_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_data_inst/addr1[7]_i_1__12_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_data_inst/addr1[7]_i_1__10_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_data_inst/addr1[7]_i_1__13_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_data_inst/addr1[7]_i_1__17_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_data_inst/addr1[7]_i_1__15_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_data_inst/addr1[7]_i_1__18_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_data_inst/addr1[7]_i_1__20_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_data_inst/addr1[7]_i_1__14_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_data_inst/addr1[7]_i_1__21_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_data_inst/addr1[7]_i_1__22_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_data_inst/addr1[7]_i_1__16_n_0                             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_control_inst/E[0]                                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/addr1[7]_i_1__23_n_0                            | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/pixel[7][7]_i_1__6_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/__2/i___4_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_data_inst/max2[7]_i_1_n_0                                  |                                                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_data_inst/pixel[1][7]_i_1__2_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_data_inst/max2[7]_i_1__3_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_data_inst/pixel[1][7]_i_1__6_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_data_inst/pixel[1][7]_i_1__5_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_data_inst/max2[7]_i_1__2_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_data_inst/max2[7]_i_1__5_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_data_inst/pixel[1][7]_i_1__8_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_data_inst/max2[7]_i_1__4_n_0                               |                                                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_data_inst/pixel[1][7]_i_1__7_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/pixel[3][7]_i_1__5_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_data_inst/max2[7]_i_1__0_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_data_inst/max2[7]_i_1__6_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_data_inst/pixel[1][7]_i_1__9_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_data_inst/pixel[1][7]_i_1__3_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_data_inst/max2[7]_i_1__1_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_data_inst/pixel[1][7]_i_1__4_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[0].pool_inst/pool_data_inst/max2[7]_i_1__7_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[10].pool_inst/pool_data_inst/max2[7]_i_1__17_n_0                             |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_data_inst/max2[7]_i_1__9_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[15].pool_inst/pool_data_inst/max2[7]_i_1__22_n_0                             |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[1].pool_inst/pool_data_inst/max2[7]_i_1__8_n_0                               |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[2].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/pixel[1][7]_i_1__0_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[3].pool_inst/pool_data_inst/max2[7]_i_1__10_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/pixel[3][7]_i_1__0_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/pixel[4][7]_i_1__0_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[1].conv_inst/patch_data_inst/pixel[7][7]_i_1__0_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/pixel[3][7]_i_1__1_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_data_inst/max2[7]_i_1__11_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/__0/i__n_0                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/__2/i__n_0                         | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[2].conv_inst/patch_data_inst/pixel[7][7]_i_1__1_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[5].pool_inst/pool_data_inst/max2[7]_i_1__12_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/__2/i___0_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/__0/i___0_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/pixel[3][7]_i_1__2_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[6].pool_inst/pool_data_inst/max2[7]_i_1__13_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[3].conv_inst/patch_data_inst/pixel[7][7]_i_1__2_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/pixel[1][7]_i_1_n_0                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_data_inst/max2[7]_i_1__16_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/pixel[3][7]_i_1_n_0                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[7].pool_inst/pool_data_inst/max2[7]_i_1__14_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/pixel[4][7]_i_1_n_0                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/pixel[7][7]_i_1_n_0                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/pixel[3][7]_i_1__7_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[8].pool_inst/pool_data_inst/max2[7]_i_1__15_n_0                              |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/pixel[1][7]_i_1__1_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[4].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/pixel[4][7]_i_1__1_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/pixel[7][7]_i_1__7_n_0                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/__0/i___1_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[9].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/__2/i___1_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/pixel[7][7]_i_1__3_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[4].conv_inst/patch_data_inst/pixel[3][7]_i_1__3_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/pixel[3][7]_i_1__4_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[11].pool_inst/pool_data_inst/max2[7]_i_1__18_n_0                             |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/__0/i___2_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/__2/i___2_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[5].conv_inst/patch_data_inst/pixel[7][7]_i_1__4_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[12].pool_inst/pool_data_inst/max2[7]_i_1__19_n_0                             |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/__0/i___3_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_data_inst/max2[7]_i_1__20_n_0                             |                                                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/__2/i___3_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_0[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[6].conv_inst/patch_data_inst/pixel[7][7]_i_1__5_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/pixel[3][7]_i_1__6_n_0             | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/max2[7]_i_1__21_n_0                             |                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[7].conv_inst/patch_data_inst/__0/i___4_n_0                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | layer2_mem_inst/brams[13].pool_inst/pool_control_inst/FSM_onehot_state_reg[1]_1[0]                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_control_inst/E[0]                                          | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[3].pool_inst/pool_data_inst/addr1[9]_i_1__4_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[7].pool_inst/pool_data_inst/addr1[9]_i_1__8_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[1].pool_inst/pool_data_inst/addr1[9]_i_1__2_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[2].pool_inst/pool_data_inst/addr1[9]_i_1__3_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[4].pool_inst/pool_data_inst/addr1[9]_i_1__5_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[5].pool_inst/pool_data_inst/addr1[9]_i_1__6_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[6].pool_inst/pool_data_inst/addr1[9]_i_1__7_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_mem_inst/brams[0].pool_inst/pool_data_inst/addr1[9]_i_1__1_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | layer1_inst/conv_single.conv_inst/patch_data_inst/addr1[9]_i_1__0_n_0                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG | layer2_inst/conv_multi.conv_blocks[0].conv_inst/patch_data_inst/addr1[9]_i_1_n_0                   | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               11 |             20 |         1.82 |
|  clk_IBUF_BUFG | max_inst/max6                                                                                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                4 |             22 |         5.50 |
|  clk_IBUF_BUFG | layer1_inst/control_inst/FSM_onehot_state_reg[3]_0[0]                                              |                                                        |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/Q[0]                                                                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG | layer1_inst/control_inst/Q[0]                                                                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               12 |             30 |         2.50 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/E[0]                                                                      | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | layer1_inst/layer_control_inst/E[0]                                                                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG | layer2_inst/out_counter/count[3]_i_1_n_0                                                           | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               18 |             35 |         1.94 |
|  clk_IBUF_BUFG | max_inst/state[0]                                                                                  | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               11 |             46 |         4.18 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[1]_0[0]                                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               18 |             60 |         3.33 |
|  clk_IBUF_BUFG | layer1_inst/control_inst/FSM_onehot_state_reg[1]_0[0]                                              | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               19 |             60 |         3.16 |
|  clk_IBUF_BUFG | dense/compute/result[0][7]_i_1_n_0                                                                 | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |               20 |             80 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/control_inst/FSM_onehot_state_reg[3]_0[0]                                              |                                                        |               48 |            192 |         4.00 |
|  clk_IBUF_BUFG | layer2_inst/layer_control_inst/E[0]                                                                | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |              268 |            288 |         1.07 |
|  clk_IBUF_BUFG |                                                                                                    | layer2_mem_inst/brams[14].pool_inst/pool_data_inst/rst |              132 |            338 |         2.56 |
+----------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


