<def f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h' l='25' ll='27' type='unsigned int llvm::SystemZ::even128(bool Is32bit)'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h' l='23'>// Return the subreg to use for referring to the even and odd registers
// in a GR128 pair.  Is32Bit says whether we want a GR32 or GR64.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2538' u='c' c='_ZL16lowerGR128BinaryRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTEjNS_7SDValueES6_RS6_S7_'/>
