module x_bit_right_shifter #(
  SIZE = 32 : SIZE > 1,
  SHIFT = 16 : SHIFT > -1 & SHIFT < SIZE
  )(
    input a[SIZE],
    input shift,
    input pad,
    output out[SIZE]
  ) {
   
  sig shifted_bits[SIZE]
  
  always {
    shifted_bits = c{SHIFTx{pad}, a[SIZE-1:SHIFT]}
    out = a
    case (shift) {
        0:
            out = a
        1:
            out = shifted_bits
    }
  }
}