Simulator report for jfq
Wed May 08 20:41:12 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 270 nodes    ;
; Simulation Coverage         ;      72.96 % ;
; Total Number of Transitions ; 1208         ;
; Family                      ; Stratix      ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------+
; Simulator Settings                                                                           ;
+-----------------------------------------------------------------+------------+---------------+
; Option                                                          ; Setting    ; Default Value ;
+-----------------------------------------------------------------+------------+---------------+
; Simulation mode                                                 ; Functional ; Timing        ;
; Start time                                                      ; 0 ns       ; 0 ns          ;
; Vector input source                                             ; jfq.vwf    ;               ;
; Add pins automatically to simulation output waveforms           ; On         ; On            ;
; Check outputs                                                   ; Off        ; Off           ;
; Report simulation coverage                                      ; On         ; On            ;
; Detect setup and hold time violations                           ; Off        ; Off           ;
; Detect glitches                                                 ; Off        ; Off           ;
; Automatically save/load simulation netlist                      ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                      ; Off        ; Off           ;
; Generate Signal Activity File                                   ; Off        ; Off           ;
; Group bus channels in simulation results                        ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements ; On         ; On            ;
; Overwrite Waveform Inputs With Simulation Outputs               ; Off        ;               ;
+-----------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.96 % ;
; Total nodes checked                                 ; 270          ;
; Total output ports checked                          ; 270          ;
; Total output ports with complete 1/0-value coverage ; 197          ;
; Total output ports with no 1/0-value coverage       ; 73           ;
; Total output ports with no 1-value coverage         ; 73           ;
; Total output ports with no 0-value coverage         ; 73           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                  ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |jfq|COUT                                                           ; |jfq|COUT                                                           ; pin_out          ;
; |jfq|A[4]                                                           ; |jfq|A[4]                                                           ; out              ;
; |jfq|A[3]                                                           ; |jfq|A[3]                                                           ; out              ;
; |jfq|A[2]                                                           ; |jfq|A[2]                                                           ; out              ;
; |jfq|B[4]                                                           ; |jfq|B[4]                                                           ; out              ;
; |jfq|B[3]                                                           ; |jfq|B[3]                                                           ; out              ;
; |jfq|B[2]                                                           ; |jfq|B[2]                                                           ; out              ;
; |jfq|B[1]                                                           ; |jfq|B[1]                                                           ; out              ;
; |jfq|CIN                                                            ; |jfq|CIN                                                            ; out              ;
; |jfq|S[4]                                                           ; |jfq|S[4]                                                           ; pin_out          ;
; |jfq|S[3]                                                           ; |jfq|S[3]                                                           ; pin_out          ;
; |jfq|S[2]                                                           ; |jfq|S[2]                                                           ; pin_out          ;
; |jfq|S[1]                                                           ; |jfq|S[1]                                                           ; pin_out          ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0  ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0  ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~0               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~0               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1  ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1  ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]    ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]    ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~2               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~2               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~3               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~3               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w       ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w       ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~5               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~5               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~6               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~6               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~7               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~7               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w       ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result37w       ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~9               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~9               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~11              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~11              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~12              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~12              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w       ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w       ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~13              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~13              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~15              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~15              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w       ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w       ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0  ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0  ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~0               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~0               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1  ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1  ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]    ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|result_node[0]    ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~1               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~1               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~2               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~2               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~3               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~3               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~4               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~4               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w       ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result36w       ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~6               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~6               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~7               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~7               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w       ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w       ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~9               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~9               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~11              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~11              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w       ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w       ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~13              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~13              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~14              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~14              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~15              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~15              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~16              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~16              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w       ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result65w       ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]   ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~3              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~3              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~6              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~6              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~7              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~7              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~9              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~9              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~11             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~11             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~13             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~13             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~15             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~15             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result65w      ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |jfq|A[1]                                                           ; |jfq|A[1]                                                           ; out              ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~1               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~1               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~4               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~4               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~8               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~8               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~10              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~10              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~14              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~14              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~16              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~16              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~5               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~5               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~8               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~8               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~10              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~10              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~12              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~12              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |jfq|A[1]                                                           ; |jfq|A[1]                                                           ; out              ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~1               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~1               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~4               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~4               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~8               ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~8               ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~10              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~10              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~14              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~14              ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0     ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~16              ; |jfq|adder:inst|lpm_mux:ci|mux_ldc:auto_generated|_~16              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~5               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~5               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~8               ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~8               ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~10              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~10              ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0     ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0     ; out0             ;
; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~12              ; |jfq|adder:inst|lpm_mux:si|mux_ldc:auto_generated|_~12              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst1|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst1|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~1 ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~2              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result36w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~1    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result44w      ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst2|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; |jfq|adder:inst2|lpm_mux:si|mux_ldc:auto_generated|w_result65w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~1              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result36w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~4              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~14             ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|w_result65w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; |jfq|adder:inst3|lpm_mux:ci|mux_ldc:auto_generated|_~16             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|result_node[0]~0 ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~0              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~0              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result36w~1    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~5              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~5              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result37w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~8              ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~8              ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~10             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~10             ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|w_result44w~0    ; out0             ;
; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~12             ; |jfq|adder:inst3|lpm_mux:si|mux_ldc:auto_generated|_~12             ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed May 08 20:41:12 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off jfq -c jfq
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.96 %
Info: Number of transitions in simulation is 1208
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed May 08 20:41:12 2019
    Info: Elapsed time: 00:00:00


