glabel cpuMapObject
/* 8003C58C 00037AAC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8003C590 00037AB0  7C 08 02 A6 */	mflr r0
/* 8003C594 00037AB4  90 01 00 34 */	stw r0, 0x34(r1)
/* 8003C598 00037AB8  39 61 00 30 */	addi r11, r1, 0x30
/* 8003C59C 00037ABC  48 12 03 A9 */	bl _savegpr_27
/* 8003C5A0 00037AC0  2C 05 00 00 */	cmpwi r5, 0
/* 8003C5A4 00037AC4  7D 05 30 50 */	subf r8, r5, r6
/* 8003C5A8 00037AC8  7C 7B 1B 78 */	mr r27, r3
/* 8003C5AC 00037ACC  7C 9C 23 78 */	mr r28, r4
/* 8003C5B0 00037AD0  7C BD 2B 78 */	mr r29, r5
/* 8003C5B4 00037AD4  7C FE 3B 78 */	mr r30, r7
/* 8003C5B8 00037AD8  3B E8 00 01 */	addi r31, r8, 1
/* 8003C5BC 00037ADC  40 82 00 48 */	bne lbl_8003C604
/* 8003C5C0 00037AE0  3C 06 00 01 */	addis r0, r6, 1
/* 8003C5C4 00037AE4  28 00 FF FF */	cmplwi r0, 0xffff
/* 8003C5C8 00037AE8  40 82 00 3C */	bne lbl_8003C604
/* 8003C5CC 00037AEC  7F 85 E3 78 */	mr r5, r28
/* 8003C5D0 00037AF0  7F E8 FB 78 */	mr r8, r31
/* 8003C5D4 00037AF4  7F C9 F3 78 */	mr r9, r30
/* 8003C5D8 00037AF8  38 81 00 08 */	addi r4, r1, 8
/* 8003C5DC 00037AFC  38 C0 00 00 */	li r6, 0
/* 8003C5E0 00037B00  38 E0 00 00 */	li r7, 0
/* 8003C5E4 00037B04  4B FD 0B B5 */	bl cpuMakeDevice
/* 8003C5E8 00037B08  2C 03 00 00 */	cmpwi r3, 0
/* 8003C5EC 00037B0C  40 82 00 0C */	bne lbl_8003C5F8
/* 8003C5F0 00037B10  38 60 00 00 */	li r3, 0
/* 8003C5F4 00037B14  48 00 00 74 */	b lbl_8003C668
lbl_8003C5F8:
/* 8003C5F8 00037B18  80 01 00 08 */	lwz r0, 8(r1)
/* 8003C5FC 00037B1C  90 1B 00 1C */	stw r0, 0x1c(r27)
/* 8003C600 00037B20  48 00 00 64 */	b lbl_8003C664
lbl_8003C604:
/* 8003C604 00037B24  7F 63 DB 78 */	mr r3, r27
/* 8003C608 00037B28  7F 85 E3 78 */	mr r5, r28
/* 8003C60C 00037B2C  7F A7 EB 78 */	mr r7, r29
/* 8003C610 00037B30  7F E8 FB 78 */	mr r8, r31
/* 8003C614 00037B34  7F C9 F3 78 */	mr r9, r30
/* 8003C618 00037B38  38 81 00 08 */	addi r4, r1, 8
/* 8003C61C 00037B3C  67 A6 80 00 */	oris r6, r29, 0x8000
/* 8003C620 00037B40  4B FD 0B 79 */	bl cpuMakeDevice
/* 8003C624 00037B44  2C 03 00 00 */	cmpwi r3, 0
/* 8003C628 00037B48  40 82 00 0C */	bne lbl_8003C634
/* 8003C62C 00037B4C  38 60 00 00 */	li r3, 0
/* 8003C630 00037B50  48 00 00 38 */	b lbl_8003C668
lbl_8003C634:
/* 8003C634 00037B54  7F 63 DB 78 */	mr r3, r27
/* 8003C638 00037B58  7F 85 E3 78 */	mr r5, r28
/* 8003C63C 00037B5C  7F A7 EB 78 */	mr r7, r29
/* 8003C640 00037B60  7F E8 FB 78 */	mr r8, r31
/* 8003C644 00037B64  7F C9 F3 78 */	mr r9, r30
/* 8003C648 00037B68  38 81 00 08 */	addi r4, r1, 8
/* 8003C64C 00037B6C  67 A6 A0 00 */	oris r6, r29, 0xa000
/* 8003C650 00037B70  4B FD 0B 49 */	bl cpuMakeDevice
/* 8003C654 00037B74  2C 03 00 00 */	cmpwi r3, 0
/* 8003C658 00037B78  40 82 00 0C */	bne lbl_8003C664
/* 8003C65C 00037B7C  38 60 00 00 */	li r3, 0
/* 8003C660 00037B80  48 00 00 08 */	b lbl_8003C668
lbl_8003C664:
/* 8003C664 00037B84  38 60 00 01 */	li r3, 1
lbl_8003C668:
/* 8003C668 00037B88  39 61 00 30 */	addi r11, r1, 0x30
/* 8003C66C 00037B8C  48 12 03 25 */	bl _restgpr_27
/* 8003C670 00037B90  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8003C674 00037B94  7C 08 03 A6 */	mtlr r0
/* 8003C678 00037B98  38 21 00 30 */	addi r1, r1, 0x30
/* 8003C67C 00037B9C  4E 80 00 20 */	blr 

