<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 13 11:26:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13762</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11906</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>402</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>31.413(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>91.175(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.204</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.798</td>
</tr>
<tr>
<td>2</td>
<td>5.530</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.472</td>
</tr>
<tr>
<td>3</td>
<td>5.652</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.350</td>
</tr>
<tr>
<td>4</td>
<td>5.787</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.215</td>
</tr>
<tr>
<td>5</td>
<td>6.033</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.969</td>
</tr>
<tr>
<td>6</td>
<td>6.034</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.968</td>
</tr>
<tr>
<td>7</td>
<td>6.089</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.913</td>
</tr>
<tr>
<td>8</td>
<td>6.174</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.828</td>
</tr>
<tr>
<td>9</td>
<td>6.178</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.824</td>
</tr>
<tr>
<td>10</td>
<td>6.184</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.818</td>
</tr>
<tr>
<td>11</td>
<td>6.379</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.623</td>
</tr>
<tr>
<td>12</td>
<td>6.399</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.603</td>
</tr>
<tr>
<td>13</td>
<td>6.420</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.582</td>
</tr>
<tr>
<td>14</td>
<td>6.435</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.567</td>
</tr>
<tr>
<td>15</td>
<td>6.437</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.565</td>
</tr>
<tr>
<td>16</td>
<td>6.475</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.527</td>
</tr>
<tr>
<td>17</td>
<td>6.478</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.524</td>
</tr>
<tr>
<td>18</td>
<td>6.480</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.522</td>
</tr>
<tr>
<td>19</td>
<td>6.489</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.513</td>
</tr>
<tr>
<td>20</td>
<td>6.539</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.463</td>
</tr>
<tr>
<td>21</td>
<td>6.574</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.428</td>
</tr>
<tr>
<td>22</td>
<td>6.600</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.402</td>
</tr>
<tr>
<td>23</td>
<td>6.622</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.380</td>
</tr>
<tr>
<td>24</td>
<td>6.639</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>flashController/data_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.363</td>
</tr>
<tr>
<td>25</td>
<td>6.644</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.358</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_0_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_1_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_2_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_3_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_4_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_5_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_6_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_7_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_8_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_9_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_10_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_11_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_13_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.326</td>
<td>ppu_inst/objectAttributes[0]_3_s0/Q</td>
<td>ppu_inst/objectPointer_4_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.288</td>
<td>ppu_inst/objectAttributes[0]_10_s0/Q</td>
<td>ppu_inst/objectPointer_6_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.270</td>
<td>ppu_inst/objectAttributes[0]_2_s0/Q</td>
<td>ppu_inst/objectPointer_3_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.252</td>
<td>ppu_inst/objectAttributes[0]_0_s0/Q</td>
<td>ppu_inst/objectPointer_1_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.179</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_0_s2/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.156</td>
<td>ppu_inst/objectAttributes[0]_13_s0/Q</td>
<td>ppu_inst/objectPointer_9_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.064</td>
<td>ppu_inst/objectAttributes[0]_10_s0/Q</td>
<td>ppu_inst/objectPointer_7_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.042</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_11_s0/RESET</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.039</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_13_s0/RESET</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.030</td>
<td>ppu_inst/objectAttributes[0]_12_s0/Q</td>
<td>ppu_inst/objectPointer_8_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.912</td>
<td>ppu_inst/objectAttributes[0]_1_s0/Q</td>
<td>ppu_inst/objectPointer_2_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.910</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_1_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.721</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>2</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>3</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>4</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>5</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>6</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>7</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>8</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>9</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>10</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>11</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>12</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>13</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>14</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>15</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>16</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>17</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>18</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>19</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>20</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>21</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>22</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>23</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>24</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
<tr>
<td>25</td>
<td>35.306</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.696</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.533</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.098</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_19_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/delayed_instr_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_ALUOut_28_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_21_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_ALUOut_14_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>32.731</td>
<td>2.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>bu/data_read_29_s7/I2</td>
</tr>
<tr>
<td>33.286</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s7/F</td>
</tr>
<tr>
<td>33.699</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>bu/data_read_29_s4/I1</td>
</tr>
<tr>
<td>34.161</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s4/F</td>
</tr>
<tr>
<td>34.163</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>bu/data_read_29_s0/I1</td>
</tr>
<tr>
<td>34.718</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>36.579</td>
<td>1.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>bu/data_read_29_s/I0</td>
</tr>
<tr>
<td>37.128</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s/F</td>
</tr>
<tr>
<td>37.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.564, 33.221%; route: 21.003, 66.049%; tC2Q: 0.232, 0.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>32.205</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>bu/data_read_16_s12/I2</td>
</tr>
<tr>
<td>32.760</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s12/F</td>
</tr>
<tr>
<td>33.174</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>bu/data_read_16_s6/I1</td>
</tr>
<tr>
<td>33.545</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s6/F</td>
</tr>
<tr>
<td>34.334</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>bu/data_read_16_s0/I2</td>
</tr>
<tr>
<td>34.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s0/F</td>
</tr>
<tr>
<td>36.252</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>bu/data_read_16_s/I0</td>
</tr>
<tr>
<td>36.801</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s/F</td>
</tr>
<tr>
<td>36.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.473, 33.277%; route: 20.767, 65.986%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>31.946</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>bu/data_read_30_s7/I2</td>
</tr>
<tr>
<td>32.399</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s7/F</td>
</tr>
<tr>
<td>33.690</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>bu/data_read_30_s4/I1</td>
</tr>
<tr>
<td>34.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s4/F</td>
</tr>
<tr>
<td>34.770</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>bu/data_read_30_s0/I1</td>
</tr>
<tr>
<td>35.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s0/F</td>
</tr>
<tr>
<td>36.308</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>bu/data_read_30_s/I0</td>
</tr>
<tr>
<td>36.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s/F</td>
</tr>
<tr>
<td>36.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.339, 32.979%; route: 20.779, 66.281%; tC2Q: 0.232, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>32.483</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>bu/data_read_24_s12/I2</td>
</tr>
<tr>
<td>33.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s12/F</td>
</tr>
<tr>
<td>33.247</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>bu/data_read_24_s7/I1</td>
</tr>
<tr>
<td>33.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s7/F</td>
</tr>
<tr>
<td>34.215</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td>bu/data_read_24_s1/I2</td>
</tr>
<tr>
<td>34.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s1/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>bu/data_read_24_s/I1</td>
</tr>
<tr>
<td>36.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s/F</td>
</tr>
<tr>
<td>36.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C32[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.619, 34.018%; route: 20.365, 65.239%; tC2Q: 0.232, 0.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.485</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>flashController/n547_s19/I0</td>
</tr>
<tr>
<td>34.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">flashController/n547_s19/F</td>
</tr>
<tr>
<td>35.837</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>flashController/n547_s15/I3</td>
</tr>
<tr>
<td>36.299</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n547_s15/F</td>
</tr>
<tr>
<td>36.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>flashController/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>flashController/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.527, 33.991%; route: 20.211, 65.260%; tC2Q: 0.232, 0.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.474</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>flashController/n556_s19/I3</td>
</tr>
<tr>
<td>35.029</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">flashController/n556_s19/F</td>
</tr>
<tr>
<td>35.835</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>flashController/n556_s15/I3</td>
</tr>
<tr>
<td>36.297</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">flashController/n556_s15/F</td>
</tr>
<tr>
<td>36.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.629, 34.322%; route: 20.107, 64.929%; tC2Q: 0.232, 0.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.741</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>flashController/n559_s19/I3</td>
</tr>
<tr>
<td>35.296</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" background: #97FFFF;">flashController/n559_s19/F</td>
</tr>
<tr>
<td>35.693</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>flashController/n559_s15/I3</td>
</tr>
<tr>
<td>36.242</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s15/F</td>
</tr>
<tr>
<td>36.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>flashController/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>flashController/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.716, 34.665%; route: 19.965, 64.585%; tC2Q: 0.232, 0.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.741</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>flashController/n565_s19/I3</td>
</tr>
<tr>
<td>35.296</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s19/F</td>
</tr>
<tr>
<td>35.786</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>flashController/n565_s15/I3</td>
</tr>
<tr>
<td>36.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s15/F</td>
</tr>
<tr>
<td>36.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>flashController/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>flashController/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.538, 34.183%; route: 20.058, 65.065%; tC2Q: 0.232, 0.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>29.231</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>bu/data_read_31_s35/I0</td>
</tr>
<tr>
<td>29.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s35/F</td>
</tr>
<tr>
<td>29.782</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>bu/data_read_31_s21/I2</td>
</tr>
<tr>
<td>30.337</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s21/F</td>
</tr>
<tr>
<td>32.423</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][B]</td>
<td>bu/data_read_14_s3/I2</td>
</tr>
<tr>
<td>32.978</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s3/F</td>
</tr>
<tr>
<td>34.176</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>bu/data_read_14_s0/I0</td>
</tr>
<tr>
<td>34.629</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s0/F</td>
</tr>
<tr>
<td>35.583</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>bu/data_read_14_s/I0</td>
</tr>
<tr>
<td>36.153</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s/F</td>
</tr>
<tr>
<td>36.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.301, 33.418%; route: 20.291, 65.829%; tC2Q: 0.232, 0.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.698</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>32.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R9C30[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>33.463</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][A]</td>
<td>flashController/n561_s19/I1</td>
</tr>
<tr>
<td>33.916</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s19/F</td>
</tr>
<tr>
<td>34.750</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td>flashController/n561_s16/I3</td>
</tr>
<tr>
<td>35.121</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td style=" background: #97FFFF;">flashController/n561_s16/F</td>
</tr>
<tr>
<td>35.777</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>flashController/n561_s15/I0</td>
</tr>
<tr>
<td>36.148</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s15/F</td>
</tr>
<tr>
<td>36.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>flashController/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>flashController/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.208, 33.123%; route: 20.378, 66.125%; tC2Q: 0.232, 0.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.689</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>flashController/n572_s18/I0</td>
</tr>
<tr>
<td>35.259</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s18/F</td>
</tr>
<tr>
<td>35.403</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>flashController/n572_s15/I2</td>
</tr>
<tr>
<td>35.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s15/F</td>
</tr>
<tr>
<td>35.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>flashController/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.731, 35.042%; route: 19.660, 64.201%; tC2Q: 0.232, 0.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.728</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>flashController/n570_s17/I0</td>
</tr>
<tr>
<td>35.298</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n570_s17/F</td>
</tr>
<tr>
<td>35.470</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>flashController/n570_s15/I2</td>
</tr>
<tr>
<td>35.932</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">flashController/n570_s15/F</td>
</tr>
<tr>
<td>35.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>flashController/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>flashController/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.644, 34.780%; route: 19.727, 64.462%; tC2Q: 0.232, 0.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>34.458</td>
<td>2.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>flashController/n564_s20/I0</td>
</tr>
<tr>
<td>34.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">flashController/n564_s20/F</td>
</tr>
<tr>
<td>34.837</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>flashController/n564_s19/I1</td>
</tr>
<tr>
<td>35.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">flashController/n564_s19/F</td>
</tr>
<tr>
<td>35.363</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>flashController/n564_s15/I3</td>
</tr>
<tr>
<td>35.912</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">flashController/n564_s15/F</td>
</tr>
<tr>
<td>35.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>flashController/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>flashController/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.450, 34.169%; route: 19.901, 65.072%; tC2Q: 0.232, 0.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>32.211</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>bu/data_read_27_s7/I2</td>
</tr>
<tr>
<td>32.766</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s7/F</td>
</tr>
<tr>
<td>33.422</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>bu/data_read_27_s3/I1</td>
</tr>
<tr>
<td>33.971</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s3/F</td>
</tr>
<tr>
<td>33.972</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td>bu/data_read_27_s0/I0</td>
</tr>
<tr>
<td>34.343</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s0/F</td>
</tr>
<tr>
<td>35.327</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>bu/data_read_27_s/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>35.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.488, 34.311%; route: 19.847, 64.930%; tC2Q: 0.232, 0.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.580</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>flashController/n545_s19/I3</td>
</tr>
<tr>
<td>35.033</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td style=" background: #97FFFF;">flashController/n545_s19/F</td>
</tr>
<tr>
<td>35.523</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>flashController/n545_s15/I3</td>
</tr>
<tr>
<td>35.894</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">flashController/n545_s15/F</td>
</tr>
<tr>
<td>35.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>flashController/data_out_28_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>flashController/data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.436, 34.143%; route: 19.897, 65.097%; tC2Q: 0.232, 0.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.745</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>flashController/n546_s18/I0</td>
</tr>
<tr>
<td>35.116</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s18/F</td>
</tr>
<tr>
<td>35.287</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>flashController/n546_s15/I2</td>
</tr>
<tr>
<td>35.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">flashController/n546_s15/F</td>
</tr>
<tr>
<td>35.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>flashController/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>flashController/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.553, 34.568%; route: 19.743, 64.672%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>31.963</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>bu/data_read_28_s8/I2</td>
</tr>
<tr>
<td>32.518</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s8/F</td>
</tr>
<tr>
<td>32.931</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>bu/data_read_28_s3/I1</td>
</tr>
<tr>
<td>33.501</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s3/F</td>
</tr>
<tr>
<td>33.502</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>bu/data_read_28_s0/I0</td>
</tr>
<tr>
<td>34.057</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s0/F</td>
</tr>
<tr>
<td>35.283</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C33[1][B]</td>
<td>bu/data_read_28_s/I0</td>
</tr>
<tr>
<td>35.853</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C33[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s/F</td>
</tr>
<tr>
<td>35.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C33[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C33[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C33[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.693, 35.031%; route: 19.599, 64.209%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>34.463</td>
<td>2.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>flashController/n557_s23/I0</td>
</tr>
<tr>
<td>34.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">flashController/n557_s23/F</td>
</tr>
<tr>
<td>34.839</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>flashController/n557_s19/I3</td>
</tr>
<tr>
<td>35.301</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">flashController/n557_s19/F</td>
</tr>
<tr>
<td>35.302</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>flashController/n557_s15/I3</td>
</tr>
<tr>
<td>35.851</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">flashController/n557_s15/F</td>
</tr>
<tr>
<td>35.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>flashController/data_out_16_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>flashController/data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.541, 34.535%; route: 19.749, 64.705%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.304</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td>flashController/n543_s18/I0</td>
</tr>
<tr>
<td>34.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td style=" background: #97FFFF;">flashController/n543_s18/F</td>
</tr>
<tr>
<td>35.272</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>flashController/n543_s15/I2</td>
</tr>
<tr>
<td>35.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" background: #97FFFF;">flashController/n543_s15/F</td>
</tr>
<tr>
<td>35.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>flashController/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>flashController/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.737, 35.188%; route: 19.544, 64.052%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>29.231</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>bu/data_read_31_s35/I0</td>
</tr>
<tr>
<td>29.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s35/F</td>
</tr>
<tr>
<td>29.782</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>bu/data_read_31_s21/I2</td>
</tr>
<tr>
<td>30.337</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s21/F</td>
</tr>
<tr>
<td>32.666</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>bu/data_read_15_s3/I2</td>
</tr>
<tr>
<td>33.221</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s3/F</td>
</tr>
<tr>
<td>34.119</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>bu/data_read_15_s0/I0</td>
</tr>
<tr>
<td>34.674</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s0/F</td>
</tr>
<tr>
<td>35.330</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>bu/data_read_15_s/I0</td>
</tr>
<tr>
<td>35.792</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s/F</td>
</tr>
<tr>
<td>35.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.295, 33.795%; route: 19.936, 65.444%; tC2Q: 0.232, 0.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.299</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>flashController/n573_s18/I0</td>
</tr>
<tr>
<td>34.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s18/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>flashController/n573_s15/I2</td>
</tr>
<tr>
<td>35.758</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s15/F</td>
</tr>
<tr>
<td>35.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.629, 34.931%; route: 19.568, 64.307%; tC2Q: 0.232, 0.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.485</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>flashController/n560_s18/I0</td>
</tr>
<tr>
<td>34.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" background: #97FFFF;">flashController/n560_s18/F</td>
</tr>
<tr>
<td>35.269</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>flashController/n560_s15/I2</td>
</tr>
<tr>
<td>35.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td style=" background: #97FFFF;">flashController/n560_s15/F</td>
</tr>
<tr>
<td>35.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>flashController/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[2][A]</td>
<td>flashController/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.445, 34.356%; route: 19.725, 64.881%; tC2Q: 0.232, 0.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>flashController/n554_s19/I0</td>
</tr>
<tr>
<td>35.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s19/F</td>
</tr>
<tr>
<td>35.160</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>flashController/n554_s15/I3</td>
</tr>
<tr>
<td>35.709</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s15/F</td>
</tr>
<tr>
<td>35.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>flashController/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>flashController/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.614, 34.937%; route: 19.534, 64.299%; tC2Q: 0.232, 0.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>ppu_inst/n29335_s5/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s5/F</td>
</tr>
<tr>
<td>28.994</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>29.549</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>30.309</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>bu/data_read_31_s51/I3</td>
</tr>
<tr>
<td>30.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s51/F</td>
</tr>
<tr>
<td>31.289</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>flashController/n542_s21/I1</td>
</tr>
<tr>
<td>31.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>33.298</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>flashController/n542_s24/I1</td>
</tr>
<tr>
<td>33.751</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s24/F</td>
</tr>
<tr>
<td>34.204</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][A]</td>
<td>flashController/n550_s19/I0</td>
</tr>
<tr>
<td>34.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s19/F</td>
</tr>
<tr>
<td>35.322</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>flashController/n550_s15/I3</td>
</tr>
<tr>
<td>35.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s15/F</td>
</tr>
<tr>
<td>35.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>flashController/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>flashController/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.538, 34.706%; route: 19.593, 64.530%; tC2Q: 0.232, 0.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/Q</td>
</tr>
<tr>
<td>7.988</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][A]</td>
<td>cpu_1/wRegData_31_s5/I1</td>
</tr>
<tr>
<td>8.537</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>cpu_1/wRegData_30_s2/I0</td>
</tr>
<tr>
<td>9.268</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_30_s2/F</td>
</tr>
<tr>
<td>10.753</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>cpu_1/wRegData_21_s0/I1</td>
</tr>
<tr>
<td>11.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_21_s0/F</td>
</tr>
<tr>
<td>12.247</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>cpu_1/ALUInA_21_s2/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_21_s2/F</td>
</tr>
<tr>
<td>14.004</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>cpu_1/n11528_s3/I0</td>
</tr>
<tr>
<td>14.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11528_s3/F</td>
</tr>
<tr>
<td>15.910</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>cpu_1/ALUInB_21_s2/I0</td>
</tr>
<tr>
<td>16.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_21_s2/F</td>
</tr>
<tr>
<td>18.499</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[1][B]</td>
<td>cpu_1/cpu_alu/out_val_21_2_s/I1</td>
</tr>
<tr>
<td>19.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_21_2_s/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C52[2][A]</td>
<td>cpu_1/cpu_alu/out_val_22_2_s/CIN</td>
</tr>
<tr>
<td>19.104</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_22_2_s/COUT</td>
</tr>
<tr>
<td>19.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C52[2][B]</td>
<td>cpu_1/cpu_alu/out_val_23_2_s/CIN</td>
</tr>
<tr>
<td>19.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_23_2_s/COUT</td>
</tr>
<tr>
<td>19.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][A]</td>
<td>cpu_1/cpu_alu/out_val_24_2_s/CIN</td>
</tr>
<tr>
<td>19.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_24_2_s/COUT</td>
</tr>
<tr>
<td>19.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[0][B]</td>
<td>cpu_1/cpu_alu/out_val_25_2_s/CIN</td>
</tr>
<tr>
<td>19.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_25_2_s/COUT</td>
</tr>
<tr>
<td>19.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C53[1][A]</td>
<td>cpu_1/cpu_alu/out_val_26_2_s/CIN</td>
</tr>
<tr>
<td>19.679</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_26_2_s/SUM</td>
</tr>
<tr>
<td>20.347</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C52[2][A]</td>
<td>cpu_1/n11453_s28/I1</td>
</tr>
<tr>
<td>20.864</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s28/F</td>
</tr>
<tr>
<td>22.090</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td>cpu_1/n11453_s20/I3</td>
</tr>
<tr>
<td>22.645</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s20/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[3][B]</td>
<td>cpu_1/n11453_s14/I1</td>
</tr>
<tr>
<td>24.332</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s14/F</td>
</tr>
<tr>
<td>25.021</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[3][B]</td>
<td>cpu_1/n11453_s7/I1</td>
</tr>
<tr>
<td>25.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n11453_s7/F</td>
</tr>
<tr>
<td>26.237</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>ppu_inst/n29335_s7/I2</td>
</tr>
<tr>
<td>26.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n29335_s7/F</td>
</tr>
<tr>
<td>28.245</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>bu/data_read_31_s40/I2</td>
</tr>
<tr>
<td>28.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s40/F</td>
</tr>
<tr>
<td>29.206</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][A]</td>
<td>clint_inst/n675_s9/I3</td>
</tr>
<tr>
<td>29.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s9/F</td>
</tr>
<tr>
<td>30.319</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>clint_inst/n675_s5/I1</td>
</tr>
<tr>
<td>30.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s5/F</td>
</tr>
<tr>
<td>32.731</td>
<td>2.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td>bu/data_read_31_s20/I2</td>
</tr>
<tr>
<td>33.286</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s20/F</td>
</tr>
<tr>
<td>33.683</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>bu/data_read_31_s8/I0</td>
</tr>
<tr>
<td>34.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s8/F</td>
</tr>
<tr>
<td>34.654</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>bu/data_read_31_s1/I1</td>
</tr>
<tr>
<td>35.116</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s1/F</td>
</tr>
<tr>
<td>35.117</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>bu/data_read_31_s/I1</td>
</tr>
<tr>
<td>35.687</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s/F</td>
</tr>
<tr>
<td>35.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.483, 34.531%; route: 19.643, 64.705%; tC2Q: 0.232, 0.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][B]</td>
<td>ppu_inst/spritePointer_0_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C9[1][B]</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>ppu_inst/spritePointer_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>ppu_inst/spritePointer_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>ppu_inst/spritePointer_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>ppu_inst/spritePointer_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>ppu_inst/spritePointer_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>ppu_inst/spritePointer_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>ppu_inst/spritePointer_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td>ppu_inst/spritePointer_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C16[2][A]</td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>ppu_inst/spritePointer_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td>ppu_inst/spritePointer_10_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[0][B]</td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>ppu_inst/spritePointer_11_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>ppu_inst/spritePointer_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>ppu_inst/objectAttributes[0]_3_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C13[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_3_s0/Q</td>
</tr>
<tr>
<td>78.123</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>ppu_inst/n21096_s/I1</td>
</tr>
<tr>
<td>78.358</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21096_s/SUM</td>
</tr>
<tr>
<td>78.618</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>ppu_inst/n21167_s0/I0</td>
</tr>
<tr>
<td>78.962</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21167_s0/F</td>
</tr>
<tr>
<td>78.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 44.351%; route: 0.524, 40.176%; tC2Q: 0.202, 15.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>ppu_inst/objectAttributes[0]_10_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_10_s0/Q</td>
</tr>
<tr>
<td>78.133</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>ppu_inst/n21144_s/I0</td>
</tr>
<tr>
<td>78.497</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21144_s/SUM</td>
</tr>
<tr>
<td>78.768</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>ppu_inst/n21165_s0/I0</td>
</tr>
<tr>
<td>79.000</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21165_s0/F</td>
</tr>
<tr>
<td>79.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 44.385%; route: 0.545, 40.571%; tC2Q: 0.202, 15.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>ppu_inst/objectAttributes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C13[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_2_s0/Q</td>
</tr>
<tr>
<td>78.122</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>ppu_inst/n21097_s/I1</td>
</tr>
<tr>
<td>78.357</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21097_s/SUM</td>
</tr>
<tr>
<td>78.728</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>ppu_inst/n21168_s0/I0</td>
</tr>
<tr>
<td>79.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21168_s0/F</td>
</tr>
<tr>
<td>79.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>ppu_inst/objectPointer_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 38.573%; route: 0.634, 46.586%; tC2Q: 0.202, 14.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>ppu_inst/objectAttributes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C12[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_0_s0/Q</td>
</tr>
<tr>
<td>78.262</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>ppu_inst/n21099_s/I1</td>
</tr>
<tr>
<td>78.497</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21099_s/SUM</td>
</tr>
<tr>
<td>78.747</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ppu_inst/n21170_s0/I0</td>
</tr>
<tr>
<td>79.037</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21170_s0/F</td>
</tr>
<tr>
<td>79.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 38.055%; route: 0.653, 47.303%; tC2Q: 0.202, 14.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.877</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td>ppu_inst/n22354_s4/I2</td>
</tr>
<tr>
<td>79.109</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n22354_s4/F</td>
</tr>
<tr>
<td>79.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td>ppu_inst/objectPointer_0_s2/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C15[2][A]</td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 15.975%; route: 1.018, 70.116%; tC2Q: 0.202, 13.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>ppu_inst/objectAttributes[0]_13_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_13_s0/Q</td>
</tr>
<tr>
<td>78.133</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>ppu_inst/n21141_s/I0</td>
</tr>
<tr>
<td>78.497</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21141_s/SUM</td>
</tr>
<tr>
<td>78.768</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>ppu_inst/n21162_s0/I0</td>
</tr>
<tr>
<td>79.132</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21162_s0/F</td>
</tr>
<tr>
<td>79.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>ppu_inst/objectPointer_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 49.363%; route: 0.545, 36.940%; tC2Q: 0.202, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>ppu_inst/objectAttributes[0]_10_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_10_s0/Q</td>
</tr>
<tr>
<td>78.133</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>ppu_inst/n21144_s/I0</td>
</tr>
<tr>
<td>78.497</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21144_s/COUT</td>
</tr>
<tr>
<td>78.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>ppu_inst/n21143_s/CIN</td>
</tr>
<tr>
<td>78.732</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21143_s/SUM</td>
</tr>
<tr>
<td>78.992</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>ppu_inst/n21164_s0/I0</td>
</tr>
<tr>
<td>79.224</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21164_s0/F</td>
</tr>
<tr>
<td>79.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 53.027%; route: 0.534, 34.083%; tC2Q: 0.202, 12.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.877</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td>ppu_inst/n21055_s4/I1</td>
</tr>
<tr>
<td>79.112</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21055_s4/F</td>
</tr>
<tr>
<td>79.246</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>ppu_inst/spritePointer_11_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.792%; route: 1.152, 72.493%; tC2Q: 0.202, 12.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.877</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td>ppu_inst/n21055_s4/I1</td>
</tr>
<tr>
<td>79.112</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21055_s4/F</td>
</tr>
<tr>
<td>79.250</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>ppu_inst/spritePointer_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.755%; route: 1.156, 72.562%; tC2Q: 0.202, 12.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>ppu_inst/objectAttributes[0]_12_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_12_s0/Q</td>
</tr>
<tr>
<td>78.259</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>ppu_inst/n21142_s/I0</td>
</tr>
<tr>
<td>78.623</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21142_s/SUM</td>
</tr>
<tr>
<td>78.894</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>ppu_inst/n21163_s0/I0</td>
</tr>
<tr>
<td>79.258</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21163_s0/F</td>
</tr>
<tr>
<td>79.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 45.479%; route: 0.671, 41.902%; tC2Q: 0.202, 12.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td>ppu_inst/objectAttributes[0]_1_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C13[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_1_s0/Q</td>
</tr>
<tr>
<td>78.394</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>ppu_inst/n21098_s/I1</td>
</tr>
<tr>
<td>78.629</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21098_s/SUM</td>
</tr>
<tr>
<td>79.012</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>ppu_inst/n21169_s0/I0</td>
</tr>
<tr>
<td>79.376</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21169_s0/F</td>
</tr>
<tr>
<td>79.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>ppu_inst/objectPointer_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 34.851%; route: 0.918, 53.396%; tC2Q: 0.202, 11.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.877</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>ppu_inst/objectPointer_0_s4/I0</td>
</tr>
<tr>
<td>79.112</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_0_s4/F</td>
</tr>
<tr>
<td>79.378</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.653%; route: 1.284, 74.612%; tC2Q: 0.202, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C53[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[0][B]</td>
<td>counter1mhz/counter_31_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C53[0][B]</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>counter1mhz/subCounter_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td>counter1mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[0][A]</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>counter1mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>counter1mhz/subCounter_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>counter1mhz/subCounter_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>counter1mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>counter1mhz/subCounter_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>counter1mhz/subCounter_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td>counter1mhz/subCounter_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[2][A]</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td>counter1mhz/counter_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[0][A]</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>counter1mhz/counter_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>counter1mhz/counter_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>counter1mhz/counter_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>counter1mhz/counter_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>counter1mhz/counter_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>counter1mhz/counter_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][B]</td>
<td>counter1mhz/counter_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[0][B]</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][A]</td>
<td>counter1mhz/counter_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[1][A]</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>counter1mhz/counter_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>counter1mhz/counter_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>counter1mhz/counter_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[2][B]</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>counter1mhz/counter_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.025</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>counter1mhz/counter_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 86.319%; tC2Q: 0.232, 13.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][A]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C15[1][A]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[2][B]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[2][B]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][B]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C8[0][B]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][A]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C8[1][A]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[0][A]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C8[0][A]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C8[2][B]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[1][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[0][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C21[0][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[2][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C15[2][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[2][B]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C15[2][B]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[1][A]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C15[1][A]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3434</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2704</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.755</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C16[2][B]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.608%; tC2Q: 0.202, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/delayed_instr_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/delayed_instr_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/delayed_instr_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_ALUOut_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_ALUOut_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_ALUOut_28_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_21_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_ALUOut_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_ALUOut_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_ALUOut_14_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3434</td>
<td>clk_d</td>
<td>5.204</td>
<td>3.468</td>
</tr>
<tr>
<td>2704</td>
<td>reset</td>
<td>31.881</td>
<td>1.712</td>
</tr>
<tr>
<td>535</td>
<td>imm_j[11]</td>
<td>24.950</td>
<td>3.339</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>24.479</td>
<td>1.996</td>
</tr>
<tr>
<td>380</td>
<td>LCD_CLK_d</td>
<td>29.915</td>
<td>2.442</td>
</tr>
<tr>
<td>322</td>
<td>EXMEM_ALUOut_31_121</td>
<td>30.136</td>
<td>1.769</td>
</tr>
<tr>
<td>316</td>
<td>dataOutTxt[2]</td>
<td>33.808</td>
<td>2.498</td>
</tr>
<tr>
<td>278</td>
<td>imm_j[1]</td>
<td>25.460</td>
<td>3.348</td>
</tr>
<tr>
<td>271</td>
<td>dataOutTxt[1]</td>
<td>33.790</td>
<td>2.516</td>
</tr>
<tr>
<td>269</td>
<td>dataOutTxt[0]</td>
<td>34.156</td>
<td>2.150</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C31</td>
<td>93.06%</td>
</tr>
<tr>
<td>R6C44</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R24C40</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R7C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C41</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
