

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 01:48:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        baseline
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  256|  256|  256|  256|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         3|          2|          1|   127|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     74|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      37|     26|    0|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|      60|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      97|    214|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|   5|  10|    0|   128|    5|     1|          640|
    |data_0_U  |fir_data_0  |        0|  16|   8|    0|    64|    8|     1|          512|
    |data_1_U  |fir_data_0  |        0|  16|   8|    0|    64|    8|     1|          512|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |            |        0|  37|  26|    0|   256|   21|     3|         1664|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_253_p2      |     +    |      0|  0|  19|          19|          19|
    |add_ln33_fu_247_p2   |     +    |      0|  0|  19|          19|          19|
    |i_fu_162_p2          |     +    |      0|  0|  15|           2|           7|
    |icmp_ln25_fu_152_p2  |   icmp   |      0|  0|  11|           7|           1|
    |data_1_d0            |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          49|          56|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_129                 |   9|          2|   19|         38|
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_145_p4  |   9|          2|    7|         14|
    |data_0_address0               |  21|          4|    6|         24|
    |data_0_d0                     |  15|          3|    8|         24|
    |data_1_address0               |  15|          3|    6|         18|
    |i_0_reg_141                   |   9|          2|    7|         14|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 114|         23|   55|        139|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0_reg_129            |  19|   0|   19|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_load_reg_316           |   5|   0|    5|          0|
    |i_0_reg_141              |   7|   0|    7|          0|
    |i_reg_286                |   7|   0|    7|          0|
    |icmp_ln25_reg_277        |   1|   0|    1|          0|
    |lshr_ln28_1_reg_301      |   6|   0|    6|          0|
    |select_ln28_reg_311      |   8|   0|    8|          0|
    |trunc_ln28_reg_281       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|   60|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

