<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='223' type='static bool llvm::SITargetLowering::shouldExpandVectorDynExt(unsigned int EltSize, unsigned int NumElem, bool IsDivergentIdx)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='221'>/// Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be
  /// expanded into a set of cmp/select instructions.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1943' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2025' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9910' ll='9935' type='static bool llvm::SITargetLowering::shouldExpandVectorDynExt(unsigned int EltSize, unsigned int NumElem, bool IsDivergentIdx)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9948' u='c' c='_ZL24shouldExpandVectorDynExtPN4llvm6SDNodeE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9908'>// Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be
// expanded into a set of cmp/select instructions.</doc>
