# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Examen_14-15.srcs/sources_1/new/ejerc4.vhd" \
"../../../../Examen_14-15.srcs/sources_1/new/ejerc_4.vhd" \

# Do not sort compile order
nosort
