#ifndef __LCM_ILI9881_DSI_6735_HD_PU6
#define __LCM_ILI9881_DSI_6735_HD_PU6


#if defined(DROI_PRO_PU6_OLK)
#define TYD_LCD_USE_CUSTOM_ILI9881C_HD
#endif

#if defined(DROI_PRO_PU6_JF_K20)
#define TYD_LCD_USE_CUSTOM_ILI9881C_HD
#endif

#if defined(DROI_PRO_PU6_OLK)
static struct LCM_setting_table lcm_initialization_setting[] = {

{0xFF,3,{0x98,0x81,0x03}},  

//GIP_1
{0x01,1,{0x00}},
{0x02,1,{0x00}},
{0x03,1,{0x73}}, 
{0x04,1,{0x73}}, 
{0x05,1,{0x00}},
{0x06,1,{0x06}}, 
{0x07,1,{0x02}}, 
{0x08,1,{0x00}},
{0x09,1,{0x01}},
{0x0A,1,{0x01}}, 
{0x0B,1,{0x01}},
{0x0C,1,{0x01}},
{0x0D,1,{0x01}},
{0x0E,1,{0x01}},
{0x0F,1,{0x10}},
{0x10,1,{0x10}},
{0x11,1,{0x00}},
{0x12,1,{0x00}},
{0x13,1,{0x01}},
{0x14,1,{0x00}},
{0x15,1,{0x08}},
{0x16,1,{0x08}},
{0x17,1,{0x00}},
{0x18,1,{0x00}},
{0x19,1,{0x00}},
{0x1A,1,{0x00}},
{0x1B,1,{0x00}},         
{0x1C,1,{0x00}},         
{0x1D,1,{0x00}},
{0x1E,1,{0xC0}},
{0x1F,1,{0x80}},
{0x20,1,{0x03}},
{0x21,1,{0x04}},
{0x22,1,{0x00}},
{0x23,1,{0x00}},
{0x24,1,{0x00}},
{0x25,1,{0x00}},
{0x26,1,{0x00}},
{0x27,1,{0x00}},
{0x28,1,{0x33}}, 
{0x29,1,{0x02}}, 
{0x2A,1,{0x00}},
{0x2B,1,{0x00}},
{0x2C,1,{0x00}},
{0x2D,1,{0x00}},
{0x2E,1,{0x00}},
{0x2F,1,{0x00}},           
{0x30,1,{0x00}},
{0x31,1,{0x00}},
{0x32,1,{0x00}},
{0x33,1,{0x00}},
{0x34,1,{0x03}},
{0x35,1,{0x00}},
{0x36,1,{0x03}},
{0x37,1,{0x00}},
{0x38,1,{0x00}},
{0x39,1,{0x38}},
{0x3A,1,{0x00}},
{0x3B,1,{0x40}},
{0x3C,1,{0x00}},
{0x3D,1,{0x00}},
{0x3E,1,{0x00}},
{0x3F,1,{0x00}},
{0x40,1,{0x38}},
{0x41,1,{0x88}},
{0x42,1,{0x00}},
{0x43,1,{0x00}},
{0x44,1,{0x3F}},
{0x45,1,{0x20}},
{0x46,1,{0x00}},
        
//GIP_  
{0x50,1,{0x01}},
{0x51,1,{0x23}},
{0x52,1,{0x45}},
{0x53,1,{0x67}},
{0x54,1,{0x89}},
{0x55,1,{0xab}},
{0x56,1,{0x01}},
{0x57,1,{0x23}},
{0x58,1,{0x45}},
{0x59,1,{0x67}},
{0x5A,1,{0x89}},
{0x5B,1,{0xab}},
{0x5C,1,{0xcd}},
{0x5D,1,{0xef}},
        
//GIP_  
{0x5E,1,{0x10}},
{0x5F,1,{0x09}},
{0x60,1,{0x08}},
{0x61,1,{0x0f}},
{0x62,1,{0x0e}},
{0x63,1,{0x0d}},
{0x64,1,{0x0c}},
{0x65,1,{0x02}},
{0x66,1,{0x02}},
{0x67,1,{0x02}},
{0x68,1,{0x02}},
{0x69,1,{0x02}},
{0x6A,1,{0x02}},
{0x6B,1,{0x02}},
{0x6C,1,{0x02}},
{0x6D,1,{0x02}},
{0x6E,1,{0x02}},
{0x6F,1,{0x02}},
{0x70,1,{0x02}},
{0x71,1,{0x06}},
{0x72,1,{0x07}},
{0x73,1,{0x02}},
{0x74,1,{0x02}},

{0x75,1,{0x06}}, 
{0x76,1,{0x07}},
{0x77,1,{0x0E}},
{0x78,1,{0x0F}},
{0x79,1,{0x0C}},
{0x7A,1,{0x0D}},
{0x7B,1,{0x02}},
{0x7C,1,{0x02}},
{0x7D,1,{0x02}},
{0x7E,1,{0x02}},
{0x7F,1,{0x02}},
{0x80,1,{0x02}},
{0x81,1,{0x02}},
{0x82,1,{0x02}},
{0x83,1,{0x02}},
{0x84,1,{0x02}},
{0x85,1,{0x02}},
{0x86,1,{0x02}},
{0x87,1,{0x09}},
{0x88,1,{0x08}},
{0x89,1,{0x02}},
{0x8A,1,{0x02}},
        
        
        
{0xFF,3,{0x98,0x81,0x04}},    
      
{0x6D,1,{0x08}},
{0x6F,1,{0x05}},     
{0x70,1,{0x00}},
{0x71,1,{0x00}},
{0x66,1,{0xFE}},
{0x82,1,{0x12}},
{0x84,1,{0x12}},
{0x85,1,{0x14}},
{0x32,1,{0xAC}},
{0x8C,1,{0x80}},
{0x3C,1,{0xF5}},
{0x3A,1,{0x24}},
{0xB5,1,{0x07}},
{0x31,1,{0x45}},
{0x88,1,{0x33}},
{0x89,1,{0xBA}},
       
       
{0xFF,3,{0x98,0x81,0x01}},    
    
{0x22,1,{0x0A}}, 
{0x31,1,{0x00}}, 
{0x41,1,{0x24}}, 
{0x42,1,{0x34}}, 
{0x53,1,{0x2F}}, 
{0x55,1,{0x2D}}, 
{0x50,1,{0x73}}, 
{0x51,1,{0x73}}, 
{0x60,1,{0x28}}, 
{0x61,1,{0x00}}, 
{0x62,1,{0x0D}}, 
{0x63,1,{0x00}}, 
{0xB6,1,{0x0B}}, 
      
      
{0xA0,1,{0x00}},
{0xA1,1,{0x19}},
{0xA2,1,{0x2B}},
{0xA3,1,{0x17}},
{0xA4,1,{0x1D}},
{0xA5,1,{0x32}},
{0xA6,1,{0x26}},
{0xA7,1,{0x25}},
{0xA8,1,{0xA5}},
{0xA9,1,{0x1D}},
{0xAA,1,{0x28}},
{0xAB,1,{0x87}},
{0xAC,1,{0x1D}},
{0xAD,1,{0x1E}},
{0xAE,1,{0x53}},
{0xAF,1,{0x28}},
{0xB0,1,{0x2C}},
{0xB1,1,{0x4C}},
{0xB2,1,{0x58}},
{0xB3,1,{0x23}},
    
{0xC0,1,{0x00}},
{0xC1,1,{0x19}},
{0xC2,1,{0x2B}},
{0xC3,1,{0x17}},
{0xC4,1,{0x1D}},
{0xC5,1,{0x32}},
{0xC6,1,{0x26}},
{0xC7,1,{0x25}},
{0xC8,1,{0xA5}},
{0xC9,1,{0x1D}},
{0xCA,1,{0x28}},
{0xCB,1,{0x87}},
{0xCC,1,{0x1D}},
{0xCD,1,{0x1E}},
{0xCE,1,{0x53}},
{0xCF,1,{0x28}},
{0xD0,1,{0x2C}},
{0xD1,1,{0x4C}},
{0xD2,1,{0x58}},
{0xD3,1,{0x23}},
     
     
     
{0xFF,3,{0x98,0x81,0x00}},
{0x35,1,{0x00}},

{0x11,1,{0x00}},
{REGFLAG_DELAY, 120, {}},
{0x29,1,{0x00}},
{REGFLAG_DELAY, 50, {}},
{REGFLAG_END_OF_TABLE, 0x00, {}}


};
#endif


#if defined(DROI_PRO_PU6_JF_K20)
static struct LCM_setting_table lcm_initialization_setting[] = {
//ILI9881D_IVO_C055SWR6-0_S0556_640X1280_G2.2_20170811
{0xFF,3,{0x98,0x81,0x03}},
//GIP_1
{0x01,1,{0x00}},
{0x02,1,{0x00}},
{0x03,1,{0x73}},    //STVA 4T
{0x04,1,{0x73}},    //STVB 4T
{0x05,1,{0x00}},
{0x06,1,{0x06}},    //STVA START
{0x07,1,{0x02}},    //STVB START
{0x08,1,{0x00}},
{0x09,1,{0x01}},
{0x0A,1,{0x01}},
{0x0B,1,{0x01}},
{0x0C,1,{0x01}},
{0x0D,1,{0x01}},
{0x0E,1,{0x01}},
{0x0F,1,{0x00}},
{0x10,1,{0x00}},
{0x11,1,{0x00}},
{0x12,1,{0x00}},
{0x13,1,{0x01}},
{0x14,1,{0x00}},
{0x15,1,{0x08}},
{0x16,1,{0x08}},
{0x17,1,{0x00}},
{0x18,1,{0x00}},
{0x19,1,{0x00}},
{0x1A,1,{0x00}},
{0x1B,1,{0x00}},
{0x1C,1,{0x00}},
{0x1D,1,{0x00}},
{0x1E,1,{0xC0}},
{0x1F,1,{0x80}},
{0x20,1,{0x03}},  //
{0x21,1,{0x04}},  //
{0x22,1,{0x00}},
{0x23,1,{0x00}},
{0x24,1,{0x00}},
{0x25,1,{0x00}},
{0x26,1,{0x00}},
{0x27,1,{0x00}},
{0x28,1,{0x33}},  //CLK 8
{0x29,1,{0x02}},  //CLK 3T
{0x2A,1,{0x00}},
{0x2B,1,{0x00}},
{0x2C,1,{0x00}},
{0x2D,1,{0x00}},
{0x2E,1,{0x00}},
{0x2F,1,{0x00}},
{0x30,1,{0x00}},
{0x31,1,{0x00}},
{0x32,1,{0x00}},
{0x33,1,{0x00}},
{0x34,1,{0x03}},
{0x35,1,{0x00}},
{0x36,1,{0x03}},
{0x37,1,{0x00}},
{0x38,1,{0x00}},
{0x39,1,{0x38}},
{0x3A,1,{0x00}},
{0x3B,1,{0x40}},
{0x3C,1,{0x00}},
{0x3D,1,{0x00}},
{0x3E,1,{0x00}},
{0x3F,1,{0x00}},
{0x40,1,{0x38}},
{0x41,1,{0x88}},
{0x42,1,{0x00}},
{0x43,1,{0x00}},
{0x44,1,{0x3F}},     //1F TO 3F_ RESET KEEP LOW ALL GATE ON
{0x45,1,{0x20}},     //LVDÄ²µo«áALL GATE ON ¦ÜVGH
{0x46,1,{0x00}},

//GIP_2
{0x50,1,{0x01}},
{0x51,1,{0x23}},
{0x52,1,{0x45}},
{0x53,1,{0x67}},
{0x54,1,{0x89}},
{0x55,1,{0xab}},
{0x56,1,{0x01}},
{0x57,1,{0x23}},
{0x58,1,{0x45}},
{0x59,1,{0x67}},
{0x5A,1,{0x89}},
{0x5B,1,{0xab}},
{0x5C,1,{0xcd}},
{0x5D,1,{0xef}},

//GIP_3
{0x5E,1,{0x10}},
{0x5F,1,{0x09}},    //g_1_for
{0x60,1,{0x08}},
{0x61,1,{0x0f}},
{0x62,1,{0x0e}},
{0x63,1,{0x0d}},
{0x64,1,{0x0c}},
{0x65,1,{0x02}},
{0x66,1,{0x02}},
{0x67,1,{0x02}},
{0x68,1,{0x02}},
{0x69,1,{0x02}},
{0x6A,1,{0x02}},
{0x6B,1,{0x02}},
{0x6C,1,{0x02}},
{0x6D,1,{0x02}},
{0x6E,1,{0x02}},
{0x6F,1,{0x02}},
{0x70,1,{0x02}},
{0x71,1,{0x06}},
{0x72,1,{0x07}},
{0x73,1,{0x02}},
{0x74,1,{0x02}},

{0x75,1,{0x06}},   //g_1_back
{0x76,1,{0x07}},
{0x77,1,{0x0E}},
{0x78,1,{0x0F}},
{0x79,1,{0x0C}},
{0x7A,1,{0x0D}},
{0x7B,1,{0x02}},
{0x7C,1,{0x02}},
{0x7D,1,{0x02}},
{0x7E,1,{0x02}},
{0x7F,1,{0x02}},
{0x80,1,{0x02}},
{0x81,1,{0x02}},
{0x82,1,{0x02}},
{0x83,1,{0x02}},
{0x84,1,{0x02}},
{0x85,1,{0x02}},
{0x86,1,{0x02}},
{0x87,1,{0x09}},
{0x88,1,{0x08}},
{0x89,1,{0x02}},
{0x8A,1,{0x02}},



{0xFF,3,{0x98,0x81,0x04}},

{0x6D,1,{0x08}},
{0x6F,1,{0x05}},
{0x70,1,{0x00}},     //for Ãö³¬ charge pump°£ÀW
{0x71,1,{0x00}},     //for Ãö³¬ charge pump°£ÀW
{0x66,1,{0xFE}},     //VGH=VSP X4 Pump
{0x82,1,{0x12}},     //VGH_MOD
{0x84,1,{0x12}},     //VREF_VGH_CLPSEL  15V
{0x85,1,{0x12}},     //VREF_VGL_CLPSEL -11V
{0x32,1,{0xAC}},     //¶}±Ò­tchannelªºpower saving
{0x8C,1,{0x80}},     //sleep out Vcom disable
{0x3C,1,{0xF5}},     //¶}±ÒSample & Hold Function
{0x3A,1,{0x24}},     //PS_EN OFF
{0xB5,1,{0x07}},     //½Õ¤j Gamma OP Current(Default=02)
{0x31,1,{0x45}},     //½Õ¤j Source OP Current(Default=25)
{0x88,1,{0x33}},     //VSP/VSN LVD Disadble
{0x89,1,{0xBA}},     //VCI LVD ON


{0xFF,3,{0x98,0x81,0x01}},

{0x22,1,{0x0A}},               //RGB_SS_GS
{0x31,1,{0x00}},               //c0lumn inversi0n
{0x41,1,{0x24}},               //½Õ§ÖVGH pumping clock frequency(from 1.33MHz to 2.66MHz) ¥i´î§CVREG1ªº®¶´T¦Ü10mV
{0x53,1,{0x28}},               //VC0M1
{0x55,1,{0x26}},               //VC0M2
{0x50,1,{0x61}},               //VREG10UT 4.5
{0x51,1,{0x61}},               //VREG20UT -4.5
{0x60,1,{0x28}},               //SDT 2.5us
{0x61,1,{0x00}},               //CR
{0x62,1,{0x0D}},               //EQ
{0x63,1,{0x00}},               //PC
{0xB6,1,{0x0B}},               //RS SEL 640X1280
{0xA0,1,{0x00}},        //VP255	Gamma P
{0xA1,1,{0x14}},        //VP251
{0xA2,1,{0x25}},        //VP247
{0xA3,1,{0x14}},        //VP243
{0xA4,1,{0x18}},        //VP239
{0xA5,1,{0x2E}},        //VP231
{0xA6,1,{0x24}},        //VP219
{0xA7,1,{0x23}},        //VP203
{0xA8,1,{0x99}},        //VP175
{0xA9,1,{0x1D}},        //VP144
{0xAA,1,{0x28}},        //VP111
{0xAB,1,{0x7F}},        //VP80
{0xAC,1,{0x1D}},        //VP52
{0xAD,1,{0x1F}},        //VP36
{0xAE,1,{0x55}},        //VP24
{0xAF,1,{0x2B}},        //VP16
{0xB0,1,{0x2D}},        //VP12
{0xB1,1,{0x4F}},        //VP8
{0xB2,1,{0x57}},        //VP4
{0xB3,1,{0x23}},        //VP0


{0xC0,1,{0x00}},		//VP255	Gamma N
{0xC1,1,{0x14}},               //VP251
{0xC2,1,{0x25}},               //VP247
{0xC3,1,{0x13}},               //VP243
{0xC4,1,{0x18}},               //VP239
{0xC5,1,{0x2E}},               //VP231
{0xC6,1,{0x23}},               //VP219
{0xC7,1,{0x24}},               //VP203
{0xC8,1,{0x98}},               //VP175
{0xC9,1,{0x1D}},               //VP144
{0xCA,1,{0x27}},               //VP111
{0xCB,1,{0x80}},               //VP80
{0xCC,1,{0x1D}},               //VP52
{0xCD,1,{0x1F}},               //VP36
{0xCE,1,{0x55}},               //VP24
{0xCF,1,{0x2B}},               //VP16
{0xD0,1,{0x2D}},               //VP12
{0xD1,1,{0x4F}},               //VP8
{0xD2,1,{0x57}},               //VP4
{0xD3,1,{0x14}},               //VP0

{0xFF,3,{0x98,0x81,0x00}},
{0x35,1,{0x00}},

{0x11,1,{0x00}},
{REGFLAG_DELAY, 120, {}},
{0x29,1,{0x00}},
{REGFLAG_DELAY, 50, {}},
{REGFLAG_END_OF_TABLE, 0x00, {}}


};
#endif


#endif
