###############################################################################
#
# IAR ANSI C/C++ Compiler V7.70.1.11437/W32 for ARM       29/Nov/2017  10:11:21
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Library\hal\src\sleep.c
#    Command line =  
#        "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Library\hal\src\sleep.c" -D HS_SPEED_XTAL=HS_SPEED_XTAL_16MHZ -D
#        LS_SOURCE=LS_SOURCE_EXTERNAL_32KHZ -D SMPS_INDUCTOR=SMPS_INDUCTOR_10uH
#        --preprocess=cl "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2
#        DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\List"
#        -lCN "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\List"
#        -lb "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\List"
#        --diag_suppress Pe1665 -o "D:\Program Files
#        (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\Obj"
#        --debug --endian=little --cpu=Cortex-M0 --diag_warning Pe1665
#        --diag_suppress Pe1665 -e --fpu=None --dlib_config
#        D:\Software\IAR_BlueNRG\arm\INC\c\DLib_Config_Normal.h -I "D:\Program
#        Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\BlueNRG1_Periph_Driver\inc\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\CMSIS\Device\ST\BlueNRG1\Include\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\SDK_Eval_BlueNRG1\inc\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\CMSIS\Include\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\hal\inc\"
#        -I "D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\..\..\..\..\..\..\Library\Bluetooth_LE\inc\"
#        -Ohz
#    Locale       =  Chinese (Simplified)_China.936
#    List file    =  
#        D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\List\sleep.lst
#    Object file  =  
#        D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK
#        2.5.0\Project\BlueNRG1_Periph_Examples\Micro\Sleep_Test\EWARM\BlueNRG-1\Release\Obj\sleep.o
#
###############################################################################

D:\Program Files (x86)\STMicroelectronics\BlueNRG-1_2 DK 2.5.0\Library\hal\src\sleep.c
      1          /******************** (C) COPYRIGHT 2015 STMicroelectronics ********************
      2          * File Name          : sleep.c
      3          * Author             : AMS - VMA
      4          * Version            : V1.0.0
      5          * Date               : 19-May-2015
      6          * Description        : BlueNRG Sleep management
      7          ********************************************************************************
      8          * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
      9          * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
     10          * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
     11          * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
     12          * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
     13          * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     14          *******************************************************************************/
     15          #include <stdio.h>
     16          #include <stdint.h>
     17          #include <string.h>
     18          #include "BlueNRG_x_device.h"
     19          #include "BlueNRG1_conf.h"
     20          #include "sleep.h"
     21          #include "misc.h"
     22          #include "bluenrg1_stack.h"
     23          
     24          #undef DEBUG_SLEEP_MODE
     25          #define DEBUG_SLEEP_MODE 1
     26          
     27          //#define MIN(a,b) ((a) < (b) )? (a) : (b)
     28          
     29          #define SHPR3_REG 0xE000ED20
     30          
     31          #define WAKENED_FROM_BOR          0x03
     32          #define WAKENED_FROM_POR          0x05
     33          #define WAKENED_FROM_IO9          0x09
     34          #define WAKENED_FROM_IO10         0x11
     35          #define WAKENED_FROM_IO11         0x21
     36          #define WAKENED_FROM_IO12         0x41
     37          #define WAKENED_FROM_IO13         0x81
     38          #define WAKENED_FROM_BLUE_TIMER1  0x101
     39          #define WAKENED_FROM_BLUE_TIMER2  0x401
     40          
     41          #define LOW_POWER_STANDBY  0x03
     42          
     43          #define BLUE_CURRENT_TIME_REG 0x48000010
     44          
     45          extern void InternalIdleSleep(void);
     46          extern const intvec_elem __vector_table[];

   \                                 In section .bss, align 4
     47          uint32_t cStackPreamble[CSTACK_PREAMBLE_NUMBER];
   \                     cStackPreamble:
   \   00000000                      DS8 40
     48          volatile uint32_t* ptr ;
   \                     ptr:
   \   00000028                      DS8 4
     49          extern uint32_t savedICSR;
     50          extern uint32_t savedSHCSR;
     51          extern uint32_t savedNVIC_ISPR;
     52          
     53          #ifdef DEBUG_SLEEP_MODE

   \                                 In section .bss, align 4
     54          uint32_t sleepMode_selected[4]={0,};
   \                     sleepMode_selected:
   \   00000000                      DS8 16
     55          #endif
     56          

   \                                 In section .text, align 2
     57          WEAK_FUNCTION(SleepModes App_SleepMode_Check(SleepModes sleepMode))
     58          {
     59            return SLEEPMODE_NOTIMER;
   \                     App_SleepMode_Check: (+1)
   \   00000000   0x2003             MOVS     R0,#+3
   \   00000002   0x4770             BX       LR               ;; return
     60          }
     61          

   \                                 In section .text, align 4, keep-with-next
     62          static void BlueNRG_InternalSleep(SleepModes sleepMode, uint8_t gpioWakeBitMask)
     63          {
   \                     BlueNRG_InternalSleep: (+1)
   \   00000000   0xB5F3             PUSH     {R0,R1,R4-R7,LR}
   \   00000002   0xB0FF             SUB      SP,SP,#+508
   \   00000004   0xB08A             SUB      SP,SP,#+40
   \   00000006   0x4877             LDR      R0,??BlueNRG_InternalSleep_0  ;; 0x40200008
   \   00000008   0x7800             LDRB     R0,[R0, #+0]
   \   0000000A   0x9002             STR      R0,[SP, #+8]
   \   0000000C   0x48C7             LDR      R0,??BlueNRG_InternalSleep_1  ;; 0x40100004
   \   0000000E   0x8800             LDRH     R0,[R0, #+0]
   \   00000010   0x904C             STR      R0,[SP, #+304]
   \   00000012   0x48C7             LDR      R0,??BlueNRG_InternalSleep_1+0x4  ;; 0xe000e100
   \   00000014   0x6800             LDR      R0,[R0, #+0]
   \   00000016   0x904B             STR      R0,[SP, #+300]
   \   00000018   0x2000             MOVS     R0,#+0
   \   0000001A   0xAB81             ADD      R3,SP,#+516
     64            uint32_t savedCurrentTime, nvicPendingMask;
     65            uint8_t i;
     66            extern volatile  uint8_t wakeupFromSleepFlag;
     67            /* System Control saved */
     68            uint32_t SYS_Ctrl_saved;
     69            /* NVIC Information Saved */
     70            uint32_t NVIC_ISER_saved, NVIC_IPR_saved[8], PENDSV_SYSTICK_IPR_saved;
     71            /* CKGEN SOC Enabled */
     72            uint32_t CLOCK_EN_saved;
     73            /* GPIO Information saved */
     74            uint32_t GPIO_DATA_saved, GPIO_OEN_saved, GPIO_PE_saved, GPIO_DS_saved, GPIO_IS_saved, GPIO_IBE_save;
     75            uint32_t GPIO_IEV_saved, GPIO_IE_saved, GPIO_MODE0_saved, GPIO_MODE1_saved, GPIO_IOSEL_MFTX_saved;
     76            /* UART Information saved */
     77            uint32_t UART_TIMEOUT_saved, UART_LCRH_RX_saved, UART_IBRD_saved, UART_FBRD_saved;
     78            uint32_t UART_LCRH_TX_saved, UART_CR_saved, UART_IFLS_saved, UART_IMSC_saved;
     79            uint32_t UART_DMACR_saved, UART_XFCR_saved, UART_XON1_saved, UART_XON2_saved;
     80            uint32_t UART_XOFF1_saved, UART_XOFF2_saved;
     81            /* SPI Information saved */
     82            uint32_t SPI_CR0_saved, SPI_CR1_saved, SPI_CPSR_saved, SPI_IMSC_saved, SPI_DMACR_saved;
     83            uint32_t SPI_RXFRM_saved, SPI_CHN_saved, SPI_WDTXF_saved;
     84            /* I2C Information saved */
     85            uint32_t I2C_CR_saved[2], I2C_SCR_saved[2], I2C_TFTR_saved[2], I2C_RFTR_saved[2];
     86            uint32_t I2C_DMAR_saved[2], I2C_BRCR_saved[2], I2C_IMSCR_saved[2], I2C_THDDAT_saved[2];
     87            uint32_t I2C_THDSTA_FST_STD_saved[2], I2C_TSUSTA_FST_STD_saved[2];
     88            /* RNG Information saved */
     89            uint32_t RNG_CR_saved;
     90            /* SysTick Information saved */
     91            uint32_t SYST_CSR_saved, SYST_RVR_saved;
     92            /* RTC Information saved */
     93            uint32_t RTC_CWDMR_saved, RTC_CWDLR_saved, RTC_CWYMR_saved, RTC_CWYLR_saved, RTC_CTCR_saved;
     94            uint32_t RTC_IMSC_saved, RTC_TCR_saved, RTC_TLR1_saved, RTC_TLR2_saved, RTC_TPR1_saved;
     95            uint32_t RTC_TPR2_saved, RTC_TPR3_saved, RTC_TPR4_saved;
     96            /* MFTX Information saved */
     97            uint32_t T1CRA_saved, T1CRB_saved, T1PRSC_saved, T1CKC_saved, T1MCTRL_saved, T1ICTRL_saved;
     98            uint32_t T2CRA_saved, T2CRB_saved, T2PRSC_saved, T2CKC_saved, T2MCTRL_saved, T2ICTRL_saved;
     99            /* WDT Information saved */
    100            uint32_t WDG_LR_saved, WDG_CR_saved, WDG_LOCK_saved;
    101            /* DMA channel [0..7] Information saved */
    102            uint32_t DMA_CCR_saved[8], DMA_CNDTR_saved[8], DMA_CPAR_saved[8], DMA_CMAR[8];
    103            /* ADC Information saved */
    104            uint32_t ADC_CTRL_saved, ADC_CONF_saved, ADC_IRQMASK_saved, ADC_OFFSET_saved;
    105            uint32_t ADC_THRESHOLD_HI_saved, ADC_THRESHOLD_LO_saved;
    106            /* FlASH Config saved */
    107            uint32_t FLASH_CONFIG_saved;
    108            /* PKA Information saved */
    109            uint32_t PKA_IEN_saved;
    110          
    111          
    112            /* Save the peripherals configuration */
    113            /* System Control */
    114            SYS_Ctrl_saved = SYSTEM_CTRL->CTRL;
    115            /* FLASH CONFIG */
    116            FLASH_CONFIG_saved = FLASH->CONFIG;
    117            /* NVIC */
    118            NVIC_ISER_saved = NVIC->ISER[0];
    119          
    120            // Issue with Atollic compiler
    121          //  memcpy(NVIC_IPR_saved, (void const *)NVIC->IP, sizeof(NVIC_IPR_saved));
    122            for (i=0; i<8; i++) {
    123            	NVIC_IPR_saved[i] = NVIC->IP[i];
   \                     ??BlueNRG_InternalSleep_2: (+1)
   \   0000001C   0x0081             LSLS     R1,R0,#+2
   \   0000001E   0x4AC5             LDR      R2,??BlueNRG_InternalSleep_1+0x8  ;; 0xe000e400
   \   00000020   0x5852             LDR      R2,[R2, R1]
   \   00000022   0x505A             STR      R2,[R3, R1]
    124            }
   \   00000024   0x1C40             ADDS     R0,R0,#+1
   \   00000026   0x2808             CMP      R0,#+8
   \   00000028   0xDBF8             BLT      ??BlueNRG_InternalSleep_2
   \   0000002A   0x48C3             LDR      R0,??BlueNRG_InternalSleep_1+0xC  ;; 0xe000ed04
   \   0000002C   0x69C0             LDR      R0,[R0, #+28]
   \   0000002E   0x904A             STR      R0,[SP, #+296]
   \   00000030   0x48C2             LDR      R0,??BlueNRG_InternalSleep_1+0x10  ;; 0x40900008
   \   00000032   0x6980             LDR      R0,[R0, #+24]
   \   00000034   0x9049             STR      R0,[SP, #+292]
    125          
    126          
    127            PENDSV_SYSTICK_IPR_saved = *(volatile uint32_t *)SHPR3_REG;
    128            /* CKGEN SOC Enabled */
    129            CLOCK_EN_saved = CKGEN_SOC->CLOCK_EN;
    130            /* GPIO */
    131            GPIO_DATA_saved = GPIO->DATA;
   \   00000036   0x2480             MOVS     R4,#+128
   \   00000038   0x05E4             LSLS     R4,R4,#+23       ;; #+1073741824
   \   0000003A   0x6820             LDR      R0,[R4, #+0]
   \   0000003C   0x9048             STR      R0,[SP, #+288]
    132            GPIO_OEN_saved = GPIO->OEN;
   \   0000003E   0x6860             LDR      R0,[R4, #+4]
   \   00000040   0x9047             STR      R0,[SP, #+284]
    133            GPIO_PE_saved = GPIO->PE;
   \   00000042   0x68A0             LDR      R0,[R4, #+8]
   \   00000044   0x9046             STR      R0,[SP, #+280]
    134            GPIO_DS_saved = GPIO->DS;
   \   00000046   0x68E0             LDR      R0,[R4, #+12]
   \   00000048   0x9045             STR      R0,[SP, #+276]
    135            GPIO_IS_saved = GPIO->IS;
   \   0000004A   0x6920             LDR      R0,[R4, #+16]
   \   0000004C   0x9044             STR      R0,[SP, #+272]
    136            GPIO_IBE_save = GPIO->IBE;
   \   0000004E   0x6960             LDR      R0,[R4, #+20]
   \   00000050   0x9043             STR      R0,[SP, #+268]
    137            GPIO_IEV_saved = GPIO->IEV;
   \   00000052   0x69A0             LDR      R0,[R4, #+24]
   \   00000054   0x9042             STR      R0,[SP, #+264]
    138            GPIO_IE_saved = GPIO->IE;
   \   00000056   0x69E0             LDR      R0,[R4, #+28]
   \   00000058   0x9041             STR      R0,[SP, #+260]
    139            GPIO_MODE0_saved = GPIO->MODE0;
   \   0000005A   0x6AE0             LDR      R0,[R4, #+44]
   \   0000005C   0x9040             STR      R0,[SP, #+256]
    140            GPIO_MODE1_saved = GPIO->MODE1;
   \   0000005E   0x6B20             LDR      R0,[R4, #+48]
   \   00000060   0x903F             STR      R0,[SP, #+252]
    141            GPIO_IOSEL_MFTX_saved = GPIO->MFTX;
   \   00000062   0x6C60             LDR      R0,[R4, #+68]
   \   00000064   0x903E             STR      R0,[SP, #+248]
   \   00000066   0x48B6             LDR      R0,??BlueNRG_InternalSleep_1+0x14  ;; 0x4030000c
   \   00000068   0x6800             LDR      R0,[R0, #+0]
   \   0000006A   0x903D             STR      R0,[SP, #+244]
    142            /* UART */
    143            UART_TIMEOUT_saved = UART->TIMEOUT;
    144            UART_LCRH_RX_saved = UART->LCRH_RX;
   \   0000006C   0x48B4             LDR      R0,??BlueNRG_InternalSleep_1+0x14  ;; 0x4030000c
   \   0000006E   0x7C00             LDRB     R0,[R0, #+16]
   \   00000070   0x903C             STR      R0,[SP, #+240]
    145            UART_IBRD_saved = UART->IBRD;
   \   00000072   0x48B3             LDR      R0,??BlueNRG_InternalSleep_1+0x14  ;; 0x4030000c
   \   00000074   0x8B00             LDRH     R0,[R0, #+24]
   \   00000076   0x903B             STR      R0,[SP, #+236]
    146            UART_FBRD_saved = UART->FBRD;
   \   00000078   0x48B1             LDR      R0,??BlueNRG_InternalSleep_1+0x14  ;; 0x4030000c
   \   0000007A   0x7F00             LDRB     R0,[R0, #+28]
   \   0000007C   0x903A             STR      R0,[SP, #+232]
   \   0000007E   0x48B1             LDR      R0,??BlueNRG_InternalSleep_1+0x18  ;; 0x4030002c
   \   00000080   0x7800             LDRB     R0,[R0, #+0]
   \   00000082   0x9039             STR      R0,[SP, #+228]
    147            UART_LCRH_TX_saved =  UART->LCRH_TX;
    148            UART_CR_saved = UART->CR;
   \   00000084   0x48AF             LDR      R0,??BlueNRG_InternalSleep_1+0x18  ;; 0x4030002c
   \   00000086   0x6840             LDR      R0,[R0, #+4]
   \   00000088   0x9038             STR      R0,[SP, #+224]
    149            UART_IFLS_saved = UART->IFLS;
   \   0000008A   0x48AE             LDR      R0,??BlueNRG_InternalSleep_1+0x18  ;; 0x4030002c
   \   0000008C   0x7A00             LDRB     R0,[R0, #+8]
   \   0000008E   0x9037             STR      R0,[SP, #+220]
    150            UART_IMSC_saved = UART->IMSC;
   \   00000090   0x48AC             LDR      R0,??BlueNRG_InternalSleep_1+0x18  ;; 0x4030002c
   \   00000092   0x8980             LDRH     R0,[R0, #+12]
   \   00000094   0x9036             STR      R0,[SP, #+216]
    151            UART_DMACR_saved = UART->DMACR;
   \   00000096   0x48AB             LDR      R0,??BlueNRG_InternalSleep_1+0x18  ;; 0x4030002c
   \   00000098   0x7F00             LDRB     R0,[R0, #+28]
   \   0000009A   0x9035             STR      R0,[SP, #+212]
   \   0000009C   0x48AA             LDR      R0,??BlueNRG_InternalSleep_1+0x1C  ;; 0x40300050
   \   0000009E   0x7800             LDRB     R0,[R0, #+0]
   \   000000A0   0x9034             STR      R0,[SP, #+208]
    152            UART_XFCR_saved = UART->XFCR;
    153            UART_XON1_saved = UART->XON1;
   \   000000A2   0x48A9             LDR      R0,??BlueNRG_InternalSleep_1+0x1C  ;; 0x40300050
   \   000000A4   0x7900             LDRB     R0,[R0, #+4]
   \   000000A6   0x9033             STR      R0,[SP, #+204]
    154            UART_XON2_saved = UART->XON2;
   \   000000A8   0x48A7             LDR      R0,??BlueNRG_InternalSleep_1+0x1C  ;; 0x40300050
   \   000000AA   0x7A00             LDRB     R0,[R0, #+8]
   \   000000AC   0x9032             STR      R0,[SP, #+200]
    155            UART_XOFF1_saved = UART->XOFF1;
   \   000000AE   0x48A6             LDR      R0,??BlueNRG_InternalSleep_1+0x1C  ;; 0x40300050
   \   000000B0   0x7B00             LDRB     R0,[R0, #+12]
   \   000000B2   0x9031             STR      R0,[SP, #+196]
    156            UART_XOFF2_saved = UART->XOFF2;
   \   000000B4   0x48A4             LDR      R0,??BlueNRG_InternalSleep_1+0x1C  ;; 0x40300050
   \   000000B6   0x7C00             LDRB     R0,[R0, #+16]
   \   000000B8   0x9030             STR      R0,[SP, #+192]
   \   000000BA   0x48A4             LDR      R0,??BlueNRG_InternalSleep_1+0x20  ;; 0x40400000
   \   000000BC   0x6800             LDR      R0,[R0, #+0]
   \   000000BE   0x902F             STR      R0,[SP, #+188]
    157            /* SPI */
    158            SPI_CR0_saved = SPI->CR0; 
    159            SPI_CR1_saved = SPI->CR1;
   \   000000C0   0x48A2             LDR      R0,??BlueNRG_InternalSleep_1+0x20  ;; 0x40400000
   \   000000C2   0x6840             LDR      R0,[R0, #+4]
   \   000000C4   0x902E             STR      R0,[SP, #+184]
    160            SPI_CPSR_saved = SPI->CPSR;
   \   000000C6   0x48A1             LDR      R0,??BlueNRG_InternalSleep_1+0x20  ;; 0x40400000
   \   000000C8   0x7C00             LDRB     R0,[R0, #+16]
   \   000000CA   0x902D             STR      R0,[SP, #+180]
    161            SPI_IMSC_saved = SPI->IMSC;
   \   000000CC   0x489F             LDR      R0,??BlueNRG_InternalSleep_1+0x20  ;; 0x40400000
   \   000000CE   0x7D00             LDRB     R0,[R0, #+20]
   \   000000D0   0x902C             STR      R0,[SP, #+176]
   \   000000D2   0x489F             LDR      R0,??BlueNRG_InternalSleep_1+0x24  ;; 0x40400024
   \   000000D4   0x7800             LDRB     R0,[R0, #+0]
   \   000000D6   0x902B             STR      R0,[SP, #+172]
    162            SPI_DMACR_saved = SPI->DMACR;
    163            SPI_RXFRM_saved = SPI->RXFRM;
   \   000000D8   0x489D             LDR      R0,??BlueNRG_InternalSleep_1+0x24  ;; 0x40400024
   \   000000DA   0x8880             LDRH     R0,[R0, #+4]
   \   000000DC   0x902A             STR      R0,[SP, #+168]
    164            SPI_CHN_saved = SPI->CHN;
   \   000000DE   0x489C             LDR      R0,??BlueNRG_InternalSleep_1+0x24  ;; 0x40400024
   \   000000E0   0x6880             LDR      R0,[R0, #+8]
   \   000000E2   0x9029             STR      R0,[SP, #+164]
    165            SPI_WDTXF_saved = SPI->WDTXF;
   \   000000E4   0x489A             LDR      R0,??BlueNRG_InternalSleep_1+0x24  ;; 0x40400024
   \   000000E6   0x8980             LDRH     R0,[R0, #+12]
   \   000000E8   0x9028             STR      R0,[SP, #+160]
    166            /* I2C */
    167            for (i=0; i<2; i++) {
   \   000000EA   0x2000             MOVS     R0,#+0
    168              I2C_Type *I2Cx = (I2C_Type*)(I2C2_BASE+ 0x100000*i);
   \                     ??BlueNRG_InternalSleep_3: (+1)
   \   000000EC   0x0501             LSLS     R1,R0,#+20
   \   000000EE   0x4A99             LDR      R2,??BlueNRG_InternalSleep_1+0x28  ;; 0x40a00000
   \   000000F0   0x188A             ADDS     R2,R1,R2
    169              I2C_CR_saved[i] = I2Cx->CR;
   \   000000F2   0x0081             LSLS     R1,R0,#+2
   \   000000F4   0x6813             LDR      R3,[R2, #+0]
   \   000000F6   0xAD5F             ADD      R5,SP,#+380
   \   000000F8   0x506B             STR      R3,[R5, R1]
    170              I2C_SCR_saved[i] = I2Cx->SCR;
   \   000000FA   0x6853             LDR      R3,[R2, #+4]
   \   000000FC   0xAD5D             ADD      R5,SP,#+372
   \   000000FE   0x506B             STR      R3,[R5, R1]
    171              I2C_TFTR_saved[i] = I2Cx->TFTR;
   \   00000100   0x8B93             LDRH     R3,[R2, #+28]
   \   00000102   0xAD5B             ADD      R5,SP,#+364
   \   00000104   0x506B             STR      R3,[R5, R1]
    172              I2C_RFTR_saved[i] = I2Cx->RFTR;
   \   00000106   0x8C13             LDRH     R3,[R2, #+32]
   \   00000108   0xAD59             ADD      R5,SP,#+356
   \   0000010A   0x506B             STR      R3,[R5, R1]
    173              I2C_DMAR_saved[i] = I2Cx->DMAR;
   \   0000010C   0x8C93             LDRH     R3,[R2, #+36]
   \   0000010E   0xAD57             ADD      R5,SP,#+348
   \   00000110   0x506B             STR      R3,[R5, R1]
    174              I2C_BRCR_saved[i] = I2Cx->BRCR;
   \   00000112   0x8D13             LDRH     R3,[R2, #+40]
   \   00000114   0xAD55             ADD      R5,SP,#+340
   \   00000116   0x506B             STR      R3,[R5, R1]
    175              I2C_IMSCR_saved[i] = I2Cx->IMSCR;
   \   00000118   0x6AD3             LDR      R3,[R2, #+44]
   \   0000011A   0xAD53             ADD      R5,SP,#+332
   \   0000011C   0x506B             STR      R3,[R5, R1]
    176              I2C_THDDAT_saved[i] = I2Cx->THDDAT;
   \   0000011E   0x324C             ADDS     R2,R2,#+76
   \   00000120   0x8813             LDRH     R3,[R2, #+0]
   \   00000122   0xAD51             ADD      R5,SP,#+324
   \   00000124   0x506B             STR      R3,[R5, R1]
    177              I2C_THDSTA_FST_STD_saved[i] = I2Cx->THDSTA_FST_STD;
   \   00000126   0x6853             LDR      R3,[R2, #+4]
   \   00000128   0xAD4F             ADD      R5,SP,#+316
   \   0000012A   0x506B             STR      R3,[R5, R1]
    178              I2C_TSUSTA_FST_STD_saved[i] = I2Cx->TSUSTA_FST_STD;
   \   0000012C   0x68D2             LDR      R2,[R2, #+12]
   \   0000012E   0xAB4D             ADD      R3,SP,#+308
   \   00000130   0x505A             STR      R2,[R3, R1]
    179            }
   \   00000132   0x1C40             ADDS     R0,R0,#+1
   \   00000134   0x2802             CMP      R0,#+2
   \   00000136   0xDBD9             BLT      ??BlueNRG_InternalSleep_3
   \   00000138   0x20B0             MOVS     R0,#+176
   \   0000013A   0x0600             LSLS     R0,R0,#+24       ;; #-1342177280
   \   0000013C   0x6800             LDR      R0,[R0, #+0]
   \   0000013E   0x9027             STR      R0,[SP, #+156]
    180            /* RNG */
    181            RNG_CR_saved = RNG->CR;
    182            /* RTC */
    183            RTC_CWDMR_saved = RTC->CWDMR;
   \   00000140   0x4D85             LDR      R5,??BlueNRG_InternalSleep_1+0x2C  ;; 0x40f00004
   \   00000142   0x6828             LDR      R0,[R5, #+0]
   \   00000144   0x9026             STR      R0,[SP, #+152]
    184            RTC_CWDLR_saved = RTC->CWDLR;
   \   00000146   0x6868             LDR      R0,[R5, #+4]
   \   00000148   0x9025             STR      R0,[SP, #+148]
    185            RTC_CWYMR_saved = RTC->CWYMR;
   \   0000014A   0x89A8             LDRH     R0,[R5, #+12]
   \   0000014C   0x9024             STR      R0,[SP, #+144]
    186            RTC_CWYLR_saved = RTC->CWYLR;
   \   0000014E   0x8A28             LDRH     R0,[R5, #+16]
   \   00000150   0x9023             STR      R0,[SP, #+140]
    187            RTC_CTCR_saved = RTC->CTCR;
   \   00000152   0x6968             LDR      R0,[R5, #+20]
   \   00000154   0x9022             STR      R0,[SP, #+136]
    188            RTC_IMSC_saved = RTC->IMSC;
   \   00000156   0x7E28             LDRB     R0,[R5, #+24]
   \   00000158   0x9021             STR      R0,[SP, #+132]
    189            RTC_TCR_saved = RTC->TCR;
   \   0000015A   0x8DA8             LDRH     R0,[R5, #+44]
   \   0000015C   0x9020             STR      R0,[SP, #+128]
    190            RTC_TLR1_saved = RTC->TLR1;
   \   0000015E   0x6B28             LDR      R0,[R5, #+48]
   \   00000160   0x901F             STR      R0,[SP, #+124]
    191            RTC_TLR2_saved = RTC->TLR2;
   \   00000162   0x6B68             LDR      R0,[R5, #+52]
   \   00000164   0x901E             STR      R0,[SP, #+120]
    192            RTC_TPR1_saved = RTC->TPR1;
   \   00000166   0x6BA8             LDR      R0,[R5, #+56]
   \   00000168   0x901D             STR      R0,[SP, #+116]
    193            RTC_TPR2_saved = RTC->TPR2;
   \   0000016A   0x6BE8             LDR      R0,[R5, #+60]
   \   0000016C   0x901C             STR      R0,[SP, #+112]
    194            RTC_TPR3_saved = RTC->TPR3;
   \   0000016E   0x6C28             LDR      R0,[R5, #+64]
   \   00000170   0x901B             STR      R0,[SP, #+108]
    195            RTC_TPR4_saved = RTC->TPR4; 
   \   00000172   0x6C68             LDR      R0,[R5, #+68]
   \   00000174   0x901A             STR      R0,[SP, #+104]
   \   00000176   0x4879             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   00000178   0x8800             LDRH     R0,[R0, #+0]
   \   0000017A   0x9019             STR      R0,[SP, #+100]
    196            /* MFTX */
    197            T1CRA_saved = MFT1->TNCRA;
    198            T1CRB_saved = MFT1->TNCRB;
   \   0000017C   0x4877             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   0000017E   0x8880             LDRH     R0,[R0, #+4]
   \   00000180   0x9018             STR      R0,[SP, #+96]
    199            T1PRSC_saved = MFT1->TNPRSC;
   \   00000182   0x4876             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   00000184   0x7B00             LDRB     R0,[R0, #+12]
   \   00000186   0x9017             STR      R0,[SP, #+92]
    200            T1CKC_saved = MFT1->TNCKC;
   \   00000188   0x4874             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   0000018A   0x7C00             LDRB     R0,[R0, #+16]
   \   0000018C   0x9016             STR      R0,[SP, #+88]
    201            T1MCTRL_saved = MFT1->TNMCTRL;
   \   0000018E   0x4873             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   00000190   0x8A80             LDRH     R0,[R0, #+20]
   \   00000192   0x9015             STR      R0,[SP, #+84]
    202            T1ICTRL_saved = MFT1->TNICTRL;
   \   00000194   0x4871             LDR      R0,??BlueNRG_InternalSleep_1+0x30  ;; 0x40d00004
   \   00000196   0x7E00             LDRB     R0,[R0, #+24]
   \   00000198   0x9014             STR      R0,[SP, #+80]
   \   0000019A   0x4871             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   0000019C   0x8800             LDRH     R0,[R0, #+0]
   \   0000019E   0x9013             STR      R0,[SP, #+76]
    203            T2CRA_saved = MFT2->TNCRA;
    204            T2CRB_saved = MFT2->TNCRB;
   \   000001A0   0x486F             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   000001A2   0x8880             LDRH     R0,[R0, #+4]
   \   000001A4   0x9012             STR      R0,[SP, #+72]
    205            T2PRSC_saved = MFT2->TNPRSC;
   \   000001A6   0x486E             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   000001A8   0x7B00             LDRB     R0,[R0, #+12]
   \   000001AA   0x9011             STR      R0,[SP, #+68]
    206            T2CKC_saved = MFT2->TNCKC;
   \   000001AC   0x486C             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   000001AE   0x7C00             LDRB     R0,[R0, #+16]
   \   000001B0   0x9010             STR      R0,[SP, #+64]
    207            T2MCTRL_saved = MFT2->TNMCTRL;
   \   000001B2   0x486B             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   000001B4   0x8A80             LDRH     R0,[R0, #+20]
   \   000001B6   0x900F             STR      R0,[SP, #+60]
    208            T2ICTRL_saved = MFT2->TNICTRL;
   \   000001B8   0x4869             LDR      R0,??BlueNRG_InternalSleep_1+0x34  ;; 0x40e00004
   \   000001BA   0x7E00             LDRB     R0,[R0, #+24]
   \   000001BC   0x900E             STR      R0,[SP, #+56]
   \   000001BE   0x48DC             LDR      R0,??BlueNRG_InternalSleep_4  ;; 0xe000e010
   \   000001C0   0x6800             LDR      R0,[R0, #+0]
   \   000001C2   0x900D             STR      R0,[SP, #+52]
    209            /* SysTick */
    210            SYST_CSR_saved = SysTick->CTRL;
    211            SYST_RVR_saved = SysTick->LOAD;
   \   000001C4   0x48DA             LDR      R0,??BlueNRG_InternalSleep_4  ;; 0xe000e010
   \   000001C6   0x6840             LDR      R0,[R0, #+4]
   \   000001C8   0x900C             STR      R0,[SP, #+48]
   \   000001CA   0x4866             LDR      R0,??BlueNRG_InternalSleep_1+0x38  ;; 0x40700000
   \   000001CC   0x6800             LDR      R0,[R0, #+0]
   \   000001CE   0x900B             STR      R0,[SP, #+44]
    212            /* WDT */
    213            WDG_LR_saved = WDG->LR;
    214            WDG_CR_saved = WDG->CR;
   \   000001D0   0x4864             LDR      R0,??BlueNRG_InternalSleep_1+0x38  ;; 0x40700000
   \   000001D2   0x7A00             LDRB     R0,[R0, #+8]
   \   000001D4   0x900A             STR      R0,[SP, #+40]
   \   000001D6   0x4864             LDR      R0,??BlueNRG_InternalSleep_1+0x3C  ;; 0x40700c00
   \   000001D8   0x6800             LDR      R0,[R0, #+0]
   \   000001DA   0x2800             CMP      R0,#+0
   \   000001DC   0xD104             BNE      ??BlueNRG_InternalSleep_5
    215            if(WDG->LOCK == 0) {
    216              WDG_LOCK_saved = 0x1ACCE551;
   \   000001DE   0x4863             LDR      R0,??BlueNRG_InternalSleep_1+0x40  ;; 0x1acce551
   \   000001E0   0xE003             B        ??BlueNRG_InternalSleep_6
   \   000001E2   0xBF00             Nop      
   \                     ??BlueNRG_InternalSleep_0:
   \   000001E4   0x40200008         DC32     0x40200008
    217            } else {
    218              WDG_LOCK_saved = 0;
   \                     ??BlueNRG_InternalSleep_5: (+1)
   \   000001E8   0x2000             MOVS     R0,#+0
   \                     ??BlueNRG_InternalSleep_6: (+1)
   \   000001EA   0x9001             STR      R0,[SP, #+4]
    219            }
    220            /* DMA */
    221            for (i=0; i<8; i++) {
   \   000001EC   0x2000             MOVS     R0,#+0
    222              DMA_CH_Type *DMAx = (DMA_CH_Type*)(DMA_CH0_BASE+ 0x14*i);
   \                     ??BlueNRG_InternalSleep_7: (+1)
   \   000001EE   0x2114             MOVS     R1,#+20
   \   000001F0   0x4341             MULS     R1,R0,R1
   \   000001F2   0x4A5F             LDR      R2,??BlueNRG_InternalSleep_1+0x44  ;; 0xa0000008
   \   000001F4   0x1889             ADDS     R1,R1,R2
    223              DMA_CCR_saved[i] = DMAx->CCR;
   \   000001F6   0x0082             LSLS     R2,R0,#+2
   \   000001F8   0x680B             LDR      R3,[R1, #+0]
   \   000001FA   0xAE79             ADD      R6,SP,#+484
   \   000001FC   0x50B3             STR      R3,[R6, R2]
    224              DMA_CNDTR_saved[i] = DMAx->CNDTR;
   \   000001FE   0x684B             LDR      R3,[R1, #+4]
   \   00000200   0xAE71             ADD      R6,SP,#+452
   \   00000202   0x50B3             STR      R3,[R6, R2]
    225              DMA_CPAR_saved[i] = DMAx->CPAR;
   \   00000204   0x688B             LDR      R3,[R1, #+8]
   \   00000206   0xAE69             ADD      R6,SP,#+420
   \   00000208   0x50B3             STR      R3,[R6, R2]
    226              DMA_CMAR[i] = DMAx->CMAR;
   \   0000020A   0x68C9             LDR      R1,[R1, #+12]
   \   0000020C   0xAB61             ADD      R3,SP,#+388
   \   0000020E   0x5099             STR      R1,[R3, R2]
    227            }
   \   00000210   0x1C40             ADDS     R0,R0,#+1
   \   00000212   0x2808             CMP      R0,#+8
   \   00000214   0xDBEB             BLT      ??BlueNRG_InternalSleep_7
    228            /* ADC */
    229            ADC_CTRL_saved = ADC->CTRL;
   \   00000216   0x2681             MOVS     R6,#+129
   \   00000218   0x05F6             LSLS     R6,R6,#+23       ;; #+1082130432
   \   0000021A   0x8830             LDRH     R0,[R6, #+0]
   \   0000021C   0x9009             STR      R0,[SP, #+36]
    230            ADC_CONF_saved = ADC->CONF;
   \   0000021E   0x6870             LDR      R0,[R6, #+4]
   \   00000220   0x9008             STR      R0,[SP, #+32]
    231            ADC_IRQMASK_saved = ADC->IRQMASK;
   \   00000222   0x7B30             LDRB     R0,[R6, #+12]
   \   00000224   0x9007             STR      R0,[SP, #+28]
    232            ADC_OFFSET_saved = ADC->OFFSET;
   \   00000226   0x69B0             LDR      R0,[R6, #+24]
   \   00000228   0x9006             STR      R0,[SP, #+24]
    233            ADC_THRESHOLD_HI_saved = ADC->THRESHOLD_HI;
   \   0000022A   0x6A70             LDR      R0,[R6, #+36]
   \   0000022C   0x9005             STR      R0,[SP, #+20]
    234            ADC_THRESHOLD_LO_saved = ADC->THRESHOLD_LO;
   \   0000022E   0x6AB0             LDR      R0,[R6, #+40]
   \   00000230   0x9004             STR      R0,[SP, #+16]
   \   00000232   0x4850             LDR      R0,??BlueNRG_InternalSleep_1+0x48  ;; 0xc0000008
   \   00000234   0x6800             LDR      R0,[R0, #+0]
   \   00000236   0x9003             STR      R0,[SP, #+12]
   \   00000238   0xA889             ADD      R0,SP,#+548
   \   0000023A   0x7800             LDRB     R0,[R0, #+0]
   \   0000023C   0x2803             CMP      R0,#+3
   \   0000023E   0xD106             BNE      ??BlueNRG_InternalSleep_8
    235            /* PKA */
    236            PKA_IEN_saved = PKA->IEN;
    237            
    238            // Enable the STANDBY mode 
    239            if (sleepMode == SLEEPMODE_NOTIMER) {
    240              BLUE_CTRL->TIMEOUT |= LOW_POWER_STANDBY<<28;
   \   00000240   0x484D             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   00000242   0x6800             LDR      R0,[R0, #+0]
   \   00000244   0x21C0             MOVS     R1,#+192
   \   00000246   0x0589             LSLS     R1,R1,#+22       ;; #+805306368
   \   00000248   0x4301             ORRS     R1,R1,R0
   \   0000024A   0x484B             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   0000024C   0x6001             STR      R1,[R0, #+0]
    241            }
    242          
    243            //Save the CSTACK number of words that will be restored at wakeup reset
    244            i = 0;
   \                     ??BlueNRG_InternalSleep_8: (+1)
   \   0000024E   0x2000             MOVS     R0,#+0
    245            ptr = __vector_table[0].__ptr ;
    246            ptr -= CSTACK_PREAMBLE_NUMBER;
   \   00000250   0x494A             LDR      R1,??BlueNRG_InternalSleep_1+0x50
   \   00000252   0x6809             LDR      R1,[R1, #+0]
   \   00000254   0x3928             SUBS     R1,R1,#+40
   \   00000256   0x9100             STR      R1,[SP, #+0]
   \   00000258   0x4F49             LDR      R7,??BlueNRG_InternalSleep_1+0x54
   \   0000025A   0x62B9             STR      R1,[R7, #+40]
    247            do {
    248              cStackPreamble[i] = *ptr;
   \                     ??BlueNRG_InternalSleep_9: (+1)
   \   0000025C   0x6AB9             LDR      R1,[R7, #+40]
   \   0000025E   0x680A             LDR      R2,[R1, #+0]
   \   00000260   0x0083             LSLS     R3,R0,#+2
   \   00000262   0x50FA             STR      R2,[R7, R3]
    249              i++;
   \   00000264   0x1C40             ADDS     R0,R0,#+1
    250              ptr++;
   \   00000266   0x1D09             ADDS     R1,R1,#+4
   \   00000268   0x62B9             STR      R1,[R7, #+40]
    251            } while (i < CSTACK_PREAMBLE_NUMBER); 
   \   0000026A   0x280A             CMP      R0,#+10
   \   0000026C   0xDBF6             BLT      ??BlueNRG_InternalSleep_9
    252               
    253            //Enable deep sleep
    254            SystemSleepCmd(ENABLE);
   \   0000026E   0x2001             MOVS     R0,#+1
   \   00000270   0x.... 0x....      BL       SystemSleepCmd
   \   00000274   0x2000             MOVS     R0,#+0
   \   00000276   0x4943             LDR      R1,??BlueNRG_InternalSleep_1+0x58
   \   00000278   0x7008             STRB     R0,[R1, #+0]
    255            wakeupFromSleepFlag = 0; // Flag to signal if a wakeup from standby or sleep occurred
    256            //The __disable_irq() used at the beginning of the BlueNRG_Sleep() function
    257            //masks all the interrupts. The interrupts will be enabled at the end of the 
    258            //context restore. Now induce a context save.
    259            void CS_contextSave(void);
    260            CS_contextSave();
   \   0000027A   0x.... 0x....      BL       CS_contextSave
    261              
    262            //Disable deep sleep, because if no reset occours for an interrrupt pending,
    263            //the register value remain set and if a simple CPU_HALT command is called from the
    264            //application the BlueNRG-1 enters in deep sleep without make a context save.
    265            //So, exiting from the deep sleep the context is restored with wrong random value.
    266            SystemSleepCmd(DISABLE);
   \   0000027E   0x2000             MOVS     R0,#+0
   \   00000280   0x.... 0x....      BL       SystemSleepCmd
    267            
    268            if (!wakeupFromSleepFlag) { 
   \   00000284   0x4940             LDR      R1,??BlueNRG_InternalSleep_1+0x5C  ;; 0xcfffffff
   \   00000286   0x483F             LDR      R0,??BlueNRG_InternalSleep_1+0x58
   \   00000288   0x7800             LDRB     R0,[R0, #+0]
   \   0000028A   0x2800             CMP      R0,#+0
   \   0000028C   0xD000             BEQ      .+4
   \   0000028E   0xE085             B        ??BlueNRG_InternalSleep_10
    269              if((NVIC->ISPR[0]&(1<<BLUE_CTRL_IRQn)) == 0) { //At this stage the Blue Control Interrupt shall not be pending.
   \   00000290   0x483E             LDR      R0,??BlueNRG_InternalSleep_1+0x60  ;; 0xe000e200
   \   00000292   0x6800             LDR      R0,[R0, #+0]
   \   00000294   0x0640             LSLS     R0,R0,#+25
   \   00000296   0xD43E             BMI      ??BlueNRG_InternalSleep_11
    270                                                             //So, if this happens means that the application has called the
    271                                                             //BlueNRG_Sleep() API with the wakeup source already acrive.
    272                                                             //In this scenario we don't need to wait the 91 us, otherwise
    273                                                             //the radio activity will be compromised.
    274                nvicPendingMask = savedNVIC_ISPR ^ NVIC->ISPR[0];
   \   00000298   0x483D             LDR      R0,??BlueNRG_InternalSleep_1+0x64
   \   0000029A   0x6800             LDR      R0,[R0, #+0]
   \   0000029C   0x4A3B             LDR      R2,??BlueNRG_InternalSleep_1+0x60  ;; 0xe000e200
   \   0000029E   0x6812             LDR      R2,[R2, #+0]
   \   000002A0   0x4042             EORS     R2,R2,R0
    275                if ((savedSHCSR != SCB->SHCSR)  ||                                                                //Verified if a SVCall Interrupt is pending
    276                    ((savedNVIC_ISPR != NVIC->ISPR[0]) && (nvicPendingMask & NVIC->ISER[0]))  ||                  //Verified if a NVIC Interrupt is pending
    277                    ((savedICSR & 0x10000000) != (SCB->ICSR & 0x10000000)) ||                                   // Verified if a PendSV interrupt is pending
    278                    (((savedICSR & 0x4000000) != (SCB->ICSR & 0x4000000)) && (SysTick->CTRL & 0x02))) {       // Verified if a SysTick interrupt is pending
   \   000002A2   0x4B3C             LDR      R3,??BlueNRG_InternalSleep_1+0x68
   \   000002A4   0x681B             LDR      R3,[R3, #+0]
   \   000002A6   0x4C24             LDR      R4,??BlueNRG_InternalSleep_1+0xC  ;; 0xe000ed04
   \   000002A8   0x6A24             LDR      R4,[R4, #+32]
   \   000002AA   0x42A3             CMP      R3,R4
   \   000002AC   0xD11E             BNE      ??BlueNRG_InternalSleep_12
   \   000002AE   0x4B37             LDR      R3,??BlueNRG_InternalSleep_1+0x60  ;; 0xe000e200
   \   000002B0   0x681B             LDR      R3,[R3, #+0]
   \   000002B2   0x4298             CMP      R0,R3
   \   000002B4   0xD003             BEQ      ??BlueNRG_InternalSleep_13
   \   000002B6   0x481E             LDR      R0,??BlueNRG_InternalSleep_1+0x4  ;; 0xe000e100
   \   000002B8   0x6800             LDR      R0,[R0, #+0]
   \   000002BA   0x4010             ANDS     R0,R0,R2
   \   000002BC   0xD116             BNE      ??BlueNRG_InternalSleep_12
   \                     ??BlueNRG_InternalSleep_13: (+1)
   \   000002BE   0x4836             LDR      R0,??BlueNRG_InternalSleep_1+0x6C
   \   000002C0   0x6800             LDR      R0,[R0, #+0]
   \   000002C2   0x2280             MOVS     R2,#+128
   \   000002C4   0x0552             LSLS     R2,R2,#+21       ;; #+268435456
   \   000002C6   0x0013             MOVS     R3,R2
   \   000002C8   0x4003             ANDS     R3,R3,R0
   \   000002CA   0x4C1B             LDR      R4,??BlueNRG_InternalSleep_1+0xC  ;; 0xe000ed04
   \   000002CC   0x6824             LDR      R4,[R4, #+0]
   \   000002CE   0x4022             ANDS     R2,R2,R4
   \   000002D0   0x4293             CMP      R3,R2
   \   000002D2   0xD10B             BNE      ??BlueNRG_InternalSleep_12
   \   000002D4   0x2280             MOVS     R2,#+128
   \   000002D6   0x04D2             LSLS     R2,R2,#+19       ;; #+67108864
   \   000002D8   0x4010             ANDS     R0,R0,R2
   \   000002DA   0x4B17             LDR      R3,??BlueNRG_InternalSleep_1+0xC  ;; 0xe000ed04
   \   000002DC   0x681B             LDR      R3,[R3, #+0]
   \   000002DE   0x401A             ANDS     R2,R2,R3
   \   000002E0   0x4290             CMP      R0,R2
   \   000002E2   0xD018             BEQ      ??BlueNRG_InternalSleep_11
   \   000002E4   0x4892             LDR      R0,??BlueNRG_InternalSleep_4  ;; 0xe000e010
   \   000002E6   0x6800             LDR      R0,[R0, #+0]
   \   000002E8   0x0780             LSLS     R0,R0,#+30
   \   000002EA   0xD514             BPL      ??BlueNRG_InternalSleep_11
    279                  savedCurrentTime = (*(volatile uint32_t *)BLUE_CURRENT_TIME_REG) >> 4;
   \                     ??BlueNRG_InternalSleep_12: (+1)
   \   000002EC   0x4822             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   000002EE   0x68C0             LDR      R0,[R0, #+12]
   \   000002F0   0x0902             LSRS     R2,R0,#+4
    280                  if (0xFFFFF >= (savedCurrentTime+3)) { //Check if the counter are wrapping
   \   000002F2   0x1CD0             ADDS     R0,R2,#+3
   \   000002F4   0x2380             MOVS     R3,#+128
   \   000002F6   0x035B             LSLS     R3,R3,#+13       ;; #+1048576
   \   000002F8   0x4298             CMP      R0,R3
   \   000002FA   0xD205             BCS      ??BlueNRG_InternalSleep_14
    281                    while ((savedCurrentTime+3) > ((*(volatile uint32_t *)BLUE_CURRENT_TIME_REG) >> 4)); //Not Wrap
   \                     ??BlueNRG_InternalSleep_15: (+1)
   \   000002FC   0x4A1E             LDR      R2,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   000002FE   0x68D2             LDR      R2,[R2, #+12]
   \   00000300   0x0912             LSRS     R2,R2,#+4
   \   00000302   0x4282             CMP      R2,R0
   \   00000304   0xD207             BCS      ??BlueNRG_InternalSleep_11
   \   00000306   0xE7F9             B        ??BlueNRG_InternalSleep_15
    282                  } else {
    283                    while (((*(volatile uint32_t *)BLUE_CURRENT_TIME_REG) >> 4) != (savedCurrentTime + 3 - 0xFFFFF)); //Wrap
   \                     ??BlueNRG_InternalSleep_14: (+1)
   \   00000308   0x481B             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   0000030A   0x68C0             LDR      R0,[R0, #+12]
   \   0000030C   0x0900             LSRS     R0,R0,#+4
   \   0000030E   0x....             LDR      R3,??DataTable0  ;; 0xfff00004
   \   00000310   0x18D3             ADDS     R3,R2,R3
   \   00000312   0x4298             CMP      R0,R3
   \   00000314   0xD1F8             BNE      ??BlueNRG_InternalSleep_14
    284                  }
    285                }
    286              }    
    287              // Disable the STANDBY mode 
    288              if (sleepMode == SLEEPMODE_NOTIMER) {
   \                     ??BlueNRG_InternalSleep_11: (+1)
   \   00000316   0xA889             ADD      R0,SP,#+548
   \   00000318   0x7800             LDRB     R0,[R0, #+0]
   \   0000031A   0x2803             CMP      R0,#+3
   \   0000031C   0xD104             BNE      ??BlueNRG_InternalSleep_16
    289                BLUE_CTRL->TIMEOUT &= ~(LOW_POWER_STANDBY<<28);
   \   0000031E   0x4816             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   00000320   0x6800             LDR      R0,[R0, #+0]
   \   00000322   0x4001             ANDS     R1,R1,R0
   \   00000324   0x4814             LDR      R0,??BlueNRG_InternalSleep_1+0x4C  ;; 0x48000004
   \   00000326   0x6001             STR      R1,[R0, #+0]
   \                     ??BlueNRG_InternalSleep_16: (+1)
   \   00000328   0xE197             B        ??BlueNRG_InternalSleep_17
   \   0000032A   0xBF00             Nop      
   \                     ??BlueNRG_InternalSleep_1:
   \   0000032C   0x40100004         DC32     0x40100004
   \   00000330   0xE000E100         DC32     0xe000e100
   \   00000334   0xE000E400         DC32     0xe000e400
   \   00000338   0xE000ED04         DC32     0xe000ed04
   \   0000033C   0x40900008         DC32     0x40900008
   \   00000340   0x4030000C         DC32     0x4030000c
   \   00000344   0x4030002C         DC32     0x4030002c
   \   00000348   0x40300050         DC32     0x40300050
   \   0000034C   0x40400000         DC32     0x40400000
   \   00000350   0x40400024         DC32     0x40400024
   \   00000354   0x40A00000         DC32     0x40a00000
   \   00000358   0x40F00004         DC32     0x40f00004
   \   0000035C   0x40D00004         DC32     0x40d00004
   \   00000360   0x40E00004         DC32     0x40e00004
   \   00000364   0x40700000         DC32     0x40700000
   \   00000368   0x40700C00         DC32     0x40700c00
   \   0000036C   0x1ACCE551         DC32     0x1acce551
   \   00000370   0xA0000008         DC32     0xa0000008
   \   00000374   0xC0000008         DC32     0xc0000008
   \   00000378   0x48000004         DC32     0x48000004
   \   0000037C   0x........         DC32     __vector_table
   \   00000380   0x........         DC32     cStackPreamble
   \   00000384   0x........         DC32     wakeupFromSleepFlag
   \   00000388   0xCFFFFFFF         DC32     0xcfffffff
   \   0000038C   0xE000E200         DC32     0xe000e200
   \   00000390   0x........         DC32     savedNVIC_ISPR
   \   00000394   0x........         DC32     savedSHCSR
   \   00000398   0x........         DC32     savedICSR
    290              }
    291              
    292            } else {
   \                     ??BlueNRG_InternalSleep_10: (+1)
   \   0000039C   0x2001             MOVS     R0,#+1
   \   0000039E   0x....             LDR      R2,??DataTable1  ;; 0x48100008
   \   000003A0   0x8210             STRH     R0,[R2, #+16]
    293          
    294              /* Start a new calibration, needed to signal if the HS is ready */
    295              CKGEN_BLE->CLK32K_IT = 1;
    296              CKGEN_BLE->CLK32K_COUNT = 0;
   \   000003A2   0x2000             MOVS     R0,#+0
   \   000003A4   0x8090             STRH     R0,[R2, #+4]
    297              CKGEN_BLE->CLK32K_PERIOD = 0;
   \   000003A6   0x6090             STR      R0,[R2, #+8]
    298          
    299              /* Restore the CSTACK number of words that will be saved before the sleep */
    300              i = 0;
    301              ptr = __vector_table[0].__ptr ;
    302              ptr -= CSTACK_PREAMBLE_NUMBER;
   \   000003A8   0x9A00             LDR      R2,[SP, #+0]
   \   000003AA   0x62BA             STR      R2,[R7, #+40]
    303              do {
    304                *ptr = cStackPreamble[i];
   \                     ??BlueNRG_InternalSleep_18: (+1)
   \   000003AC   0x6ABA             LDR      R2,[R7, #+40]
   \   000003AE   0x0083             LSLS     R3,R0,#+2
   \   000003B0   0x58FB             LDR      R3,[R7, R3]
   \   000003B2   0x6013             STR      R3,[R2, #+0]
    305                i++;
   \   000003B4   0x1C40             ADDS     R0,R0,#+1
    306                ptr++;
   \   000003B6   0x1D12             ADDS     R2,R2,#+4
   \   000003B8   0x62BA             STR      R2,[R7, #+40]
    307              } while (i < CSTACK_PREAMBLE_NUMBER); 
   \   000003BA   0x280A             CMP      R0,#+10
   \   000003BC   0xDBF6             BLT      ??BlueNRG_InternalSleep_18
    308              
    309          
    310              /* Restore the peripherals configuration */
    311              /* FLASH CONFIG */
    312              FLASH->CONFIG = FLASH_CONFIG_saved;
   \   000003BE   0x984C             LDR      R0,[SP, #+304]
   \   000003C0   0x....             LDR      R2,??DataTable0_1  ;; 0x40100004
   \   000003C2   0x8010             STRH     R0,[R2, #+0]
    313              /* NVIC */
    314              NVIC->ISER[0] = NVIC_ISER_saved;
   \   000003C4   0x984B             LDR      R0,[SP, #+300]
   \   000003C6   0x....             LDR      R2,??DataTable1_1  ;; 0xe000e100
   \   000003C8   0x6010             STR      R0,[R2, #+0]
    315          
    316              // Issue with Atollic compiler
    317          //    memcpy((void *)NVIC->IP, (void*)NVIC_IPR_saved, sizeof(NVIC_IPR_saved));
    318              for (i=0; i<8; i++) {
   \   000003CA   0x2000             MOVS     R0,#+0
   \   000003CC   0x....             LDR      R7,??DataTable0_2  ;; 0xe000e400
    319              	NVIC->IP[i] = NVIC_IPR_saved[i];
   \                     ??BlueNRG_InternalSleep_19: (+1)
   \   000003CE   0x0082             LSLS     R2,R0,#+2
   \   000003D0   0xAB81             ADD      R3,SP,#+516
   \   000003D2   0x589B             LDR      R3,[R3, R2]
   \   000003D4   0x50BB             STR      R3,[R7, R2]
    320              }
   \   000003D6   0x1C40             ADDS     R0,R0,#+1
   \   000003D8   0x2808             CMP      R0,#+8
   \   000003DA   0xDBF8             BLT      ??BlueNRG_InternalSleep_19
    321          
    322              *(volatile uint32_t *)SHPR3_REG = PENDSV_SYSTICK_IPR_saved;
   \   000003DC   0x984A             LDR      R0,[SP, #+296]
   \   000003DE   0x....             LDR      R2,??DataTable1_2  ;; 0xe000ed04
   \   000003E0   0x61D0             STR      R0,[R2, #+28]
    323              /* CKGEN SOC Enabled */
    324              CKGEN_SOC->CLOCK_EN = CLOCK_EN_saved;
   \   000003E2   0x9849             LDR      R0,[SP, #+292]
   \   000003E4   0x....             LDR      R2,??DataTable1_3  ;; 0x40900008
   \   000003E6   0x6190             STR      R0,[R2, #+24]
    325              /* GPIO */
    326              GPIO->DATA = GPIO_DATA_saved;
   \   000003E8   0x9848             LDR      R0,[SP, #+288]
   \   000003EA   0x6020             STR      R0,[R4, #+0]
    327              GPIO->OEN = GPIO_OEN_saved;
   \   000003EC   0x9847             LDR      R0,[SP, #+284]
   \   000003EE   0x6060             STR      R0,[R4, #+4]
    328              GPIO->PE = GPIO_PE_saved;
   \   000003F0   0x9846             LDR      R0,[SP, #+280]
   \   000003F2   0x60A0             STR      R0,[R4, #+8]
    329              GPIO->DS = GPIO_DS_saved;
   \   000003F4   0x9845             LDR      R0,[SP, #+276]
   \   000003F6   0x60E0             STR      R0,[R4, #+12]
    330              GPIO->IS = GPIO_IS_saved;
   \   000003F8   0x9844             LDR      R0,[SP, #+272]
   \   000003FA   0x6120             STR      R0,[R4, #+16]
    331              GPIO->IBE = GPIO_IBE_save;
   \   000003FC   0x9843             LDR      R0,[SP, #+268]
   \   000003FE   0x6160             STR      R0,[R4, #+20]
    332              GPIO->IEV = GPIO_IEV_saved;
   \   00000400   0x9842             LDR      R0,[SP, #+264]
   \   00000402   0x61A0             STR      R0,[R4, #+24]
    333              GPIO->IE = GPIO_IE_saved;
   \   00000404   0x9841             LDR      R0,[SP, #+260]
   \   00000406   0x61E0             STR      R0,[R4, #+28]
    334              GPIO->MODE0 = GPIO_MODE0_saved;
   \   00000408   0x9840             LDR      R0,[SP, #+256]
   \   0000040A   0x62E0             STR      R0,[R4, #+44]
    335              GPIO->MODE1 = GPIO_MODE1_saved;
   \   0000040C   0x983F             LDR      R0,[SP, #+252]
   \   0000040E   0x6320             STR      R0,[R4, #+48]
    336              GPIO->MFTX = GPIO_IOSEL_MFTX_saved;
   \   00000410   0x983E             LDR      R0,[SP, #+248]
   \   00000412   0x6460             STR      R0,[R4, #+68]
    337              /* UART */
    338              UART->TIMEOUT = UART_TIMEOUT_saved;
   \   00000414   0x983D             LDR      R0,[SP, #+244]
   \   00000416   0x....             LDR      R2,??DataTable1_4  ;; 0x4030000c
   \   00000418   0x6010             STR      R0,[R2, #+0]
    339              UART->LCRH_RX = UART_LCRH_RX_saved;
   \   0000041A   0x983C             LDR      R0,[SP, #+240]
   \   0000041C   0x7410             STRB     R0,[R2, #+16]
    340              UART->IBRD = UART_IBRD_saved;
   \   0000041E   0x983B             LDR      R0,[SP, #+236]
   \   00000420   0x8310             STRH     R0,[R2, #+24]
    341              UART->FBRD = UART_FBRD_saved;
   \   00000422   0x983A             LDR      R0,[SP, #+232]
   \   00000424   0x7710             STRB     R0,[R2, #+28]
    342              UART->LCRH_TX = UART_LCRH_TX_saved;
   \   00000426   0x9839             LDR      R0,[SP, #+228]
   \   00000428   0x3220             ADDS     R2,R2,#+32
   \   0000042A   0x7010             STRB     R0,[R2, #+0]
    343              UART->CR = UART_CR_saved;
   \   0000042C   0x9838             LDR      R0,[SP, #+224]
   \   0000042E   0x6050             STR      R0,[R2, #+4]
    344              UART->IFLS = UART_IFLS_saved;
   \   00000430   0x9837             LDR      R0,[SP, #+220]
   \   00000432   0x7210             STRB     R0,[R2, #+8]
    345              UART->IMSC = UART_IMSC_saved;
   \   00000434   0x9836             LDR      R0,[SP, #+216]
   \   00000436   0x8190             STRH     R0,[R2, #+12]
    346              UART->DMACR = UART_DMACR_saved;
   \   00000438   0x9835             LDR      R0,[SP, #+212]
   \   0000043A   0x7710             STRB     R0,[R2, #+28]
    347              UART->XFCR = UART_XFCR_saved;
   \   0000043C   0x9834             LDR      R0,[SP, #+208]
   \   0000043E   0x3224             ADDS     R2,R2,#+36
   \   00000440   0x7010             STRB     R0,[R2, #+0]
    348              UART->XON1 = UART_XON1_saved;
   \   00000442   0x9833             LDR      R0,[SP, #+204]
   \   00000444   0x7110             STRB     R0,[R2, #+4]
    349              UART->XON2 = UART_XON2_saved;
   \   00000446   0x9832             LDR      R0,[SP, #+200]
   \   00000448   0x7210             STRB     R0,[R2, #+8]
    350              UART->XOFF1 = UART_XOFF1_saved;
   \   0000044A   0x9831             LDR      R0,[SP, #+196]
   \   0000044C   0x7310             STRB     R0,[R2, #+12]
    351              UART->XOFF2 = UART_XOFF2_saved;
   \   0000044E   0x9830             LDR      R0,[SP, #+192]
   \   00000450   0x7410             STRB     R0,[R2, #+16]
    352              /* SPI */
    353              SPI->CR0 = SPI_CR0_saved; 
   \   00000452   0x982F             LDR      R0,[SP, #+188]
   \   00000454   0x....             LDR      R2,??DataTable1_5  ;; 0x40400000
   \   00000456   0x6010             STR      R0,[R2, #+0]
    354              SPI->CR1 = SPI_CR1_saved;
   \   00000458   0x982E             LDR      R0,[SP, #+184]
   \   0000045A   0x6050             STR      R0,[R2, #+4]
    355              SPI->CPSR = SPI_CPSR_saved;
   \   0000045C   0x982D             LDR      R0,[SP, #+180]
   \   0000045E   0x7410             STRB     R0,[R2, #+16]
    356              SPI->IMSC = SPI_IMSC_saved;
   \   00000460   0x982C             LDR      R0,[SP, #+176]
   \   00000462   0x7510             STRB     R0,[R2, #+20]
    357              SPI->DMACR = SPI_DMACR_saved;
   \   00000464   0x982B             LDR      R0,[SP, #+172]
   \   00000466   0x3224             ADDS     R2,R2,#+36
   \   00000468   0x7010             STRB     R0,[R2, #+0]
    358              SPI->RXFRM = SPI_RXFRM_saved;
   \   0000046A   0x982A             LDR      R0,[SP, #+168]
   \   0000046C   0x8090             STRH     R0,[R2, #+4]
    359              SPI->CHN = SPI_CHN_saved;
   \   0000046E   0x9829             LDR      R0,[SP, #+164]
   \   00000470   0x6090             STR      R0,[R2, #+8]
    360              SPI->WDTXF = SPI_WDTXF_saved;
   \   00000472   0x9828             LDR      R0,[SP, #+160]
   \   00000474   0x8190             STRH     R0,[R2, #+12]
    361              /* I2C */
    362              for (i=0; i<2; i++) {
   \   00000476   0x2000             MOVS     R0,#+0
    363                I2C_Type *I2Cx = (I2C_Type*)(I2C2_BASE+ 0x100000*i);
   \                     ??BlueNRG_InternalSleep_20: (+1)
   \   00000478   0x0502             LSLS     R2,R0,#+20
   \   0000047A   0x....             LDR      R3,??DataTable1_6  ;; 0x40a00000
   \   0000047C   0x18D3             ADDS     R3,R2,R3
    364                I2Cx->CR = I2C_CR_saved[i];
   \   0000047E   0x0082             LSLS     R2,R0,#+2
   \   00000480   0xAF5F             ADD      R7,SP,#+380
   \   00000482   0x58BF             LDR      R7,[R7, R2]
   \   00000484   0x601F             STR      R7,[R3, #+0]
    365                I2Cx->SCR = I2C_SCR_saved[i];
   \   00000486   0xAF5D             ADD      R7,SP,#+372
   \   00000488   0x58BF             LDR      R7,[R7, R2]
   \   0000048A   0x605F             STR      R7,[R3, #+4]
    366                I2Cx->TFTR = I2C_TFTR_saved[i];
   \   0000048C   0xAF5B             ADD      R7,SP,#+364
   \   0000048E   0x58BF             LDR      R7,[R7, R2]
   \   00000490   0x839F             STRH     R7,[R3, #+28]
    367                I2Cx->RFTR = I2C_RFTR_saved[i];
   \   00000492   0xAF59             ADD      R7,SP,#+356
   \   00000494   0x58BF             LDR      R7,[R7, R2]
   \   00000496   0x841F             STRH     R7,[R3, #+32]
    368                I2Cx->DMAR = I2C_DMAR_saved[i];
   \   00000498   0xAF57             ADD      R7,SP,#+348
   \   0000049A   0x58BF             LDR      R7,[R7, R2]
   \   0000049C   0x849F             STRH     R7,[R3, #+36]
    369                I2Cx->BRCR = I2C_BRCR_saved[i];
   \   0000049E   0xAF55             ADD      R7,SP,#+340
   \   000004A0   0x58BF             LDR      R7,[R7, R2]
   \   000004A2   0x851F             STRH     R7,[R3, #+40]
    370                I2Cx->IMSCR = I2C_IMSCR_saved[i];
   \   000004A4   0xAF53             ADD      R7,SP,#+332
   \   000004A6   0x58BF             LDR      R7,[R7, R2]
   \   000004A8   0x62DF             STR      R7,[R3, #+44]
    371                I2Cx->THDDAT = I2C_THDDAT_saved[i];
   \   000004AA   0x334C             ADDS     R3,R3,#+76
   \   000004AC   0xAF51             ADD      R7,SP,#+324
   \   000004AE   0x58BF             LDR      R7,[R7, R2]
   \   000004B0   0x801F             STRH     R7,[R3, #+0]
    372                I2Cx->THDSTA_FST_STD = I2C_THDSTA_FST_STD_saved[i];
   \   000004B2   0xAF4F             ADD      R7,SP,#+316
   \   000004B4   0x58BF             LDR      R7,[R7, R2]
   \   000004B6   0x605F             STR      R7,[R3, #+4]
    373                I2Cx->TSUSTA_FST_STD = I2C_TSUSTA_FST_STD_saved[i];
   \   000004B8   0xAF4D             ADD      R7,SP,#+308
   \   000004BA   0x58BA             LDR      R2,[R7, R2]
   \   000004BC   0x60DA             STR      R2,[R3, #+12]
    374              }
   \   000004BE   0x1C40             ADDS     R0,R0,#+1
   \   000004C0   0x2802             CMP      R0,#+2
   \   000004C2   0xDBD9             BLT      ??BlueNRG_InternalSleep_20
    375              /* RNG */
    376              RNG->CR = RNG_CR_saved;  
   \   000004C4   0x9827             LDR      R0,[SP, #+156]
   \   000004C6   0x22B0             MOVS     R2,#+176
   \   000004C8   0x0612             LSLS     R2,R2,#+24       ;; #-1342177280
   \   000004CA   0x6010             STR      R0,[R2, #+0]
    377              /* SysTick */
    378              SysTick->LOAD = SYST_RVR_saved;
   \   000004CC   0x980C             LDR      R0,[SP, #+48]
   \   000004CE   0x4A18             LDR      R2,??BlueNRG_InternalSleep_4  ;; 0xe000e010
   \   000004D0   0x6050             STR      R0,[R2, #+4]
    379              SysTick->VAL = 0;
   \   000004D2   0x2000             MOVS     R0,#+0
   \   000004D4   0x6090             STR      R0,[R2, #+8]
    380              SysTick->CTRL = SYST_CSR_saved;
   \   000004D6   0x980D             LDR      R0,[SP, #+52]
   \   000004D8   0x6010             STR      R0,[R2, #+0]
    381              /* RTC */
    382              RTC->CWDMR = RTC_CWDMR_saved;
   \   000004DA   0x9826             LDR      R0,[SP, #+152]
   \   000004DC   0x6028             STR      R0,[R5, #+0]
    383              RTC->CWDLR = RTC_CWDLR_saved;
   \   000004DE   0x9825             LDR      R0,[SP, #+148]
   \   000004E0   0x6068             STR      R0,[R5, #+4]
    384              RTC->CWYMR = RTC_CWYMR_saved;
   \   000004E2   0x9824             LDR      R0,[SP, #+144]
   \   000004E4   0x81A8             STRH     R0,[R5, #+12]
    385              RTC->CWYLR = RTC_CWYLR_saved;
   \   000004E6   0x9823             LDR      R0,[SP, #+140]
   \   000004E8   0x8228             STRH     R0,[R5, #+16]
    386              RTC->CTCR = RTC_CTCR_saved;
   \   000004EA   0x9822             LDR      R0,[SP, #+136]
   \   000004EC   0x6168             STR      R0,[R5, #+20]
    387              RTC->IMSC = RTC_IMSC_saved;
   \   000004EE   0x9821             LDR      R0,[SP, #+132]
   \   000004F0   0x7628             STRB     R0,[R5, #+24]
    388              RTC->TLR1 = RTC_TLR1_saved;
   \   000004F2   0x981F             LDR      R0,[SP, #+124]
   \   000004F4   0x6328             STR      R0,[R5, #+48]
    389              RTC->TLR2 = RTC_TLR2_saved;
   \   000004F6   0x981E             LDR      R0,[SP, #+120]
   \   000004F8   0x6368             STR      R0,[R5, #+52]
    390              RTC->TPR1 = RTC_TPR1_saved;
   \   000004FA   0x981D             LDR      R0,[SP, #+116]
   \   000004FC   0x63A8             STR      R0,[R5, #+56]
    391              RTC->TPR2 = RTC_TPR2_saved;
   \   000004FE   0x981C             LDR      R0,[SP, #+112]
   \   00000500   0x63E8             STR      R0,[R5, #+60]
    392              RTC->TPR3 = RTC_TPR3_saved;
   \   00000502   0x981B             LDR      R0,[SP, #+108]
   \   00000504   0x6428             STR      R0,[R5, #+64]
    393              RTC->TPR4 = RTC_TPR4_saved; 
   \   00000506   0x981A             LDR      R0,[SP, #+104]
   \   00000508   0x6468             STR      R0,[R5, #+68]
    394              RTC->TCR = RTC_TCR_saved; /* Enable moved at the end of RTC configuration */
   \   0000050A   0x9820             LDR      R0,[SP, #+128]
   \   0000050C   0x85A8             STRH     R0,[R5, #+44]
    395              /* MFTX */
    396              MFT1->TNCRA = T1CRA_saved;
   \   0000050E   0x9819             LDR      R0,[SP, #+100]
   \   00000510   0x....             LDR      R2,??DataTable2  ;; 0x40d00004
   \   00000512   0x8010             STRH     R0,[R2, #+0]
    397              MFT1->TNCRB = T1CRB_saved;
   \   00000514   0x9818             LDR      R0,[SP, #+96]
   \   00000516   0x8090             STRH     R0,[R2, #+4]
    398              MFT1->TNPRSC = T1PRSC_saved;
   \   00000518   0x9817             LDR      R0,[SP, #+92]
   \   0000051A   0x7310             STRB     R0,[R2, #+12]
    399              MFT1->TNCKC = T1CKC_saved;
   \   0000051C   0x9816             LDR      R0,[SP, #+88]
   \   0000051E   0x7410             STRB     R0,[R2, #+16]
    400              MFT1->TNMCTRL = T1MCTRL_saved;
   \   00000520   0x9815             LDR      R0,[SP, #+84]
   \   00000522   0x8290             STRH     R0,[R2, #+20]
    401              MFT1->TNICTRL = T1ICTRL_saved;
   \   00000524   0x9814             LDR      R0,[SP, #+80]
   \   00000526   0x7610             STRB     R0,[R2, #+24]
    402              MFT2->TNCRA = T2CRA_saved;
   \   00000528   0x9813             LDR      R0,[SP, #+76]
   \   0000052A   0x....             LDR      R2,??DataTable2_1  ;; 0x40e00004
   \   0000052C   0xE002             B.N      ??BlueNRG_InternalSleep_21
   \   0000052E   0xBF00             Nop      
   \                     ??BlueNRG_InternalSleep_4:
   \   00000530   0xE000E010         DC32     0xe000e010
   \                     ??BlueNRG_InternalSleep_21: (+1)
   \   00000534   0x8010             STRH     R0,[R2, #+0]
    403              MFT2->TNCRB = T2CRB_saved;
   \   00000536   0x9812             LDR      R0,[SP, #+72]
   \   00000538   0x8090             STRH     R0,[R2, #+4]
    404              MFT2->TNPRSC = T2PRSC_saved;
   \   0000053A   0x9811             LDR      R0,[SP, #+68]
   \   0000053C   0x7310             STRB     R0,[R2, #+12]
    405              MFT2->TNCKC = T2CKC_saved;
   \   0000053E   0x9810             LDR      R0,[SP, #+64]
   \   00000540   0x7410             STRB     R0,[R2, #+16]
    406              MFT2->TNMCTRL = T2MCTRL_saved;
   \   00000542   0x980F             LDR      R0,[SP, #+60]
   \   00000544   0x8290             STRH     R0,[R2, #+20]
    407              MFT2->TNICTRL = T2ICTRL_saved;
   \   00000546   0x980E             LDR      R0,[SP, #+56]
   \   00000548   0x7610             STRB     R0,[R2, #+24]
    408              /* WDT */
    409              WDG->LR = WDG_LR_saved;
   \   0000054A   0x980B             LDR      R0,[SP, #+44]
   \   0000054C   0x....             LDR      R2,??DataTable2_2  ;; 0x40700000
   \   0000054E   0x6010             STR      R0,[R2, #+0]
    410              WDG->CR = WDG_CR_saved;
   \   00000550   0x980A             LDR      R0,[SP, #+40]
   \   00000552   0x7210             STRB     R0,[R2, #+8]
    411              WDG->LOCK = WDG_LOCK_saved;
   \   00000554   0x9801             LDR      R0,[SP, #+4]
   \   00000556   0x....             LDR      R2,??DataTable2_3  ;; 0x40700c00
   \   00000558   0x6010             STR      R0,[R2, #+0]
    412              /* DMA */
    413              for (i=0; i<8; i++) {
   \   0000055A   0x2000             MOVS     R0,#+0
    414                DMA_CH_Type *DMAx = (DMA_CH_Type*)(DMA_CH0_BASE+ 0x14*i);
   \                     ??BlueNRG_InternalSleep_22: (+1)
   \   0000055C   0x2214             MOVS     R2,#+20
   \   0000055E   0x4342             MULS     R2,R0,R2
   \   00000560   0x....             LDR      R3,??DataTable2_4  ;; 0xa0000008
   \   00000562   0x18D2             ADDS     R2,R2,R3
    415                DMAx->CCR = DMA_CCR_saved[i] ;
   \   00000564   0x0083             LSLS     R3,R0,#+2
   \   00000566   0xAD79             ADD      R5,SP,#+484
   \   00000568   0x58ED             LDR      R5,[R5, R3]
   \   0000056A   0x6015             STR      R5,[R2, #+0]
    416                DMAx->CNDTR = DMA_CNDTR_saved[i];
   \   0000056C   0xAD71             ADD      R5,SP,#+452
   \   0000056E   0x58ED             LDR      R5,[R5, R3]
   \   00000570   0x6055             STR      R5,[R2, #+4]
    417                DMAx->CPAR = DMA_CPAR_saved[i];
   \   00000572   0xAD69             ADD      R5,SP,#+420
   \   00000574   0x58ED             LDR      R5,[R5, R3]
   \   00000576   0x6095             STR      R5,[R2, #+8]
    418                DMAx->CMAR = DMA_CMAR[i];
   \   00000578   0xAD61             ADD      R5,SP,#+388
   \   0000057A   0x58EB             LDR      R3,[R5, R3]
   \   0000057C   0x60D3             STR      R3,[R2, #+12]
    419              }
   \   0000057E   0x1C40             ADDS     R0,R0,#+1
   \   00000580   0x2808             CMP      R0,#+8
   \   00000582   0xDBEB             BLT      ??BlueNRG_InternalSleep_22
    420              /* ADC */
    421              ADC->CTRL = ADC_CTRL_saved;
   \   00000584   0x9809             LDR      R0,[SP, #+36]
   \   00000586   0x8030             STRH     R0,[R6, #+0]
    422              ADC->CONF = ADC_CONF_saved;
   \   00000588   0x9808             LDR      R0,[SP, #+32]
   \   0000058A   0x6070             STR      R0,[R6, #+4]
    423              ADC->IRQMASK = ADC_IRQMASK_saved;
   \   0000058C   0x9807             LDR      R0,[SP, #+28]
   \   0000058E   0x7330             STRB     R0,[R6, #+12]
    424              ADC->OFFSET = ADC_OFFSET_saved;
   \   00000590   0x9806             LDR      R0,[SP, #+24]
   \   00000592   0x61B0             STR      R0,[R6, #+24]
    425              ADC->THRESHOLD_HI = ADC_THRESHOLD_HI_saved;
   \   00000594   0x9805             LDR      R0,[SP, #+20]
   \   00000596   0x6270             STR      R0,[R6, #+36]
    426              ADC->THRESHOLD_LO = ADC_THRESHOLD_LO_saved;
   \   00000598   0x9804             LDR      R0,[SP, #+16]
   \   0000059A   0x62B0             STR      R0,[R6, #+40]
    427              /* PKA */
    428              PKA->IEN = PKA_IEN_saved;
   \   0000059C   0x9803             LDR      R0,[SP, #+12]
   \   0000059E   0x....             LDR      R2,??DataTable2_5  ;; 0xc0000008
   \   000005A0   0x6010             STR      R0,[R2, #+0]
    429              //The five IRQs are linked to a real ISR. If any of the five IRQs
    430              //triggered, then pend their ISR
    431              //Capture the wake source from the BLE_REASON_RESET register
    432              if ((CKGEN_SOC->REASON_RST == 0) &&
    433                  (CKGEN_BLE->REASON_RST >= WAKENED_FROM_IO9) && 
    434                    (CKGEN_BLE->REASON_RST <= WAKENED_FROM_IO13) && 
    435                      gpioWakeBitMask) {
   \   000005A2   0x....             LDR      R0,??DataTable1_3  ;; 0x40900008
   \   000005A4   0x7800             LDRB     R0,[R0, #+0]
   \   000005A6   0x2800             CMP      R0,#+0
   \   000005A8   0xD13B             BNE      ??BlueNRG_InternalSleep_23
   \   000005AA   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005AC   0x8800             LDRH     R0,[R0, #+0]
   \   000005AE   0x2809             CMP      R0,#+9
   \   000005B0   0xDB37             BLT      ??BlueNRG_InternalSleep_23
   \   000005B2   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005B4   0x8800             LDRH     R0,[R0, #+0]
   \   000005B6   0x2882             CMP      R0,#+130
   \   000005B8   0xDA33             BGE      ??BlueNRG_InternalSleep_23
   \   000005BA   0xA88A             ADD      R0,SP,#+552
   \   000005BC   0x7800             LDRB     R0,[R0, #+0]
   \   000005BE   0x2800             CMP      R0,#+0
   \   000005C0   0xD02F             BEQ      ??BlueNRG_InternalSleep_23
    436                        if ((((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO9) == WAKENED_FROM_IO9) && (GPIO->IE & GPIO_Pin_9))   ||
    437                            (((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO10) == WAKENED_FROM_IO10) && (GPIO->IE & GPIO_Pin_10)) ||
    438                              (((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO11) == WAKENED_FROM_IO11) && (GPIO->IE & GPIO_Pin_11)) ||
    439                                (((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO12) == WAKENED_FROM_IO12) && (GPIO->IE & GPIO_Pin_12)) ||
    440                                  (((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO13) == WAKENED_FROM_IO13) && (GPIO->IE & GPIO_Pin_13))) {
   \   000005C2   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005C4   0x8800             LDRH     R0,[R0, #+0]
   \   000005C6   0x2209             MOVS     R2,#+9
   \   000005C8   0x4002             ANDS     R2,R2,R0
   \   000005CA   0x2A09             CMP      R2,#+9
   \   000005CC   0xD102             BNE      ??BlueNRG_InternalSleep_24
   \   000005CE   0x69E0             LDR      R0,[R4, #+28]
   \   000005D0   0x0580             LSLS     R0,R0,#+22
   \   000005D2   0xD423             BMI      ??BlueNRG_InternalSleep_25
   \                     ??BlueNRG_InternalSleep_24: (+1)
   \   000005D4   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005D6   0x8800             LDRH     R0,[R0, #+0]
   \   000005D8   0x2211             MOVS     R2,#+17
   \   000005DA   0x4002             ANDS     R2,R2,R0
   \   000005DC   0x2A11             CMP      R2,#+17
   \   000005DE   0xD102             BNE      ??BlueNRG_InternalSleep_26
   \   000005E0   0x69E0             LDR      R0,[R4, #+28]
   \   000005E2   0x0540             LSLS     R0,R0,#+21
   \   000005E4   0xD41A             BMI      ??BlueNRG_InternalSleep_25
   \                     ??BlueNRG_InternalSleep_26: (+1)
   \   000005E6   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005E8   0x8800             LDRH     R0,[R0, #+0]
   \   000005EA   0x2221             MOVS     R2,#+33
   \   000005EC   0x4002             ANDS     R2,R2,R0
   \   000005EE   0x2A21             CMP      R2,#+33
   \   000005F0   0xD102             BNE      ??BlueNRG_InternalSleep_27
   \   000005F2   0x69E0             LDR      R0,[R4, #+28]
   \   000005F4   0x0500             LSLS     R0,R0,#+20
   \   000005F6   0xD411             BMI      ??BlueNRG_InternalSleep_25
   \                     ??BlueNRG_InternalSleep_27: (+1)
   \   000005F8   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   000005FA   0x8800             LDRH     R0,[R0, #+0]
   \   000005FC   0x2241             MOVS     R2,#+65
   \   000005FE   0x4002             ANDS     R2,R2,R0
   \   00000600   0x2A41             CMP      R2,#+65
   \   00000602   0xD102             BNE      ??BlueNRG_InternalSleep_28
   \   00000604   0x69E0             LDR      R0,[R4, #+28]
   \   00000606   0x04C0             LSLS     R0,R0,#+19
   \   00000608   0xD408             BMI      ??BlueNRG_InternalSleep_25
   \                     ??BlueNRG_InternalSleep_28: (+1)
   \   0000060A   0x....             LDR      R0,??DataTable1  ;; 0x48100008
   \   0000060C   0x8800             LDRH     R0,[R0, #+0]
   \   0000060E   0x2281             MOVS     R2,#+129
   \   00000610   0x4002             ANDS     R2,R2,R0
   \   00000612   0x2A81             CMP      R2,#+129
   \   00000614   0xD105             BNE      ??BlueNRG_InternalSleep_23
   \   00000616   0x69E0             LDR      R0,[R4, #+28]
   \   00000618   0x0480             LSLS     R0,R0,#+18
   \   0000061A   0xD502             BPL      ??BlueNRG_InternalSleep_23
    441                                    NVIC->ISPR[0] = 1<<GPIO_IRQn;
   \                     ??BlueNRG_InternalSleep_25: (+1)
   \   0000061C   0x2001             MOVS     R0,#+1
   \   0000061E   0x....             LDR      R2,??DataTable2_6  ;; 0xe000e200
   \   00000620   0x6010             STR      R0,[R2, #+0]
    442                                  }
    443                      }
    444              
    445              // Disable the STANDBY mode 
    446              if (sleepMode == SLEEPMODE_NOTIMER) {
   \                     ??BlueNRG_InternalSleep_23: (+1)
   \   00000622   0xA889             ADD      R0,SP,#+548
   \   00000624   0x7800             LDRB     R0,[R0, #+0]
   \   00000626   0x2803             CMP      R0,#+3
   \   00000628   0xD104             BNE      ??BlueNRG_InternalSleep_29
    447                BLUE_CTRL->TIMEOUT &= ~(LOW_POWER_STANDBY<<28);
   \   0000062A   0x....             LDR      R0,??DataTable2_7  ;; 0x48000004
   \   0000062C   0x6800             LDR      R0,[R0, #+0]
   \   0000062E   0x4001             ANDS     R1,R1,R0
   \   00000630   0x....             LDR      R0,??DataTable2_7  ;; 0x48000004
   \   00000632   0x6001             STR      R1,[R0, #+0]
    448              }
    449              
    450              /* Restore the System Control register to indicate which HS crystal is used */
    451              SYSTEM_CTRL->CTRL = SYS_Ctrl_saved;
   \                     ??BlueNRG_InternalSleep_29: (+1)
   \   00000634   0x9802             LDR      R0,[SP, #+8]
   \   00000636   0x....             LDR      R1,??DataTable2_8  ;; 0x40200008
   \   00000638   0x7008             STRB     R0,[R1, #+0]
    452          
    453              // Wait until the HS clock is ready.
    454              // If SLEEPMODE_NOTIMER is set, wait the LS clock is ready.  
    455              if (sleepMode == SLEEPMODE_NOTIMER) {
   \   0000063A   0xA889             ADD      R0,SP,#+548
   \   0000063C   0x7800             LDRB     R0,[R0, #+0]
   \   0000063E   0x2803             CMP      R0,#+3
   \   00000640   0xD101             BNE      ??BlueNRG_InternalSleep_30
    456                DeviceConfiguration(FALSE, TRUE);
   \   00000642   0x2101             MOVS     R1,#+1
   \   00000644   0xE000             B        ??BlueNRG_InternalSleep_31
    457              } else {
    458                DeviceConfiguration(FALSE, FALSE);
   \                     ??BlueNRG_InternalSleep_30: (+1)
   \   00000646   0x2100             MOVS     R1,#+0
   \                     ??BlueNRG_InternalSleep_31: (+1)
   \   00000648   0x2000             MOVS     R0,#+0
   \   0000064A   0x.... 0x....      BL       DeviceConfiguration
    459              }
    460          
    461              /* If the HS is a 32 MHz */
    462              if (SYS_Ctrl_saved & 1) {
   \   0000064E   0x9802             LDR      R0,[SP, #+8]
   \   00000650   0x07C0             LSLS     R0,R0,#+31
   \   00000652   0xD502             BPL      ??BlueNRG_InternalSleep_17
    463                /* AHB up converter command register write*/
    464                AHBUPCONV->COMMAND = 0x15;
   \   00000654   0x2015             MOVS     R0,#+21
   \   00000656   0x....             LDR      R1,??DataTable2_9  ;; 0x40c00000
   \   00000658   0x7008             STRB     R0,[R1, #+0]
    465              }
    466            }
    467            
    468            //We can clear PRIMASK to reenable global interrupt operation.
    469            __enable_irq();
   \                     ??BlueNRG_InternalSleep_17: (+1)
   \   0000065A   0xB662             CPSIE    I
    470          
    471          }
   \   0000065C   0xB07F             ADD      SP,SP,#+508
   \   0000065E   0xB00C             ADD      SP,SP,#+48
   \   00000660   0xBDF0             POP      {R4-R7,PC}       ;; return
    472          

   \                                 In section .text, align 2, keep-with-next
    473          uint8_t BlueNRG_Sleep(SleepModes sleepMode, 
    474                                uint8_t gpioWakeBitMask, 
    475                                uint8_t gpioWakeLevelMask)
    476          {
   \                     BlueNRG_Sleep: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x000F             MOVS     R7,R1
   \   00000006   0x0015             MOVS     R5,R2
    477            SleepModes app_sleepMode, ble_sleepMode, sleepMode_allowed;
    478            
    479            /* Mask all the interrupt */
    480            __disable_irq();
   \   00000008   0xB672             CPSID    I
    481          
    482            ble_sleepMode = (SleepModes)BlueNRG_Stack_Perform_Deep_Sleep_Check();
   \   0000000A   0x.... 0x....      BL       BlueNRG_Stack_Perform_Deep_Sleep_Check
   \   0000000E   0x0006             MOVS     R6,R0
    483            app_sleepMode = App_SleepMode_Check(sleepMode);
   \   00000010   0x0020             MOVS     R0,R4
   \   00000012   0x.... 0x....      BL       App_SleepMode_Check
    484            sleepMode_allowed = MIN(app_sleepMode, sleepMode);
   \   00000016   0x0001             MOVS     R1,R0
   \   00000018   0x42A1             CMP      R1,R4
   \   0000001A   0xD900             BLS      ??BlueNRG_Sleep_0
   \   0000001C   0x0021             MOVS     R1,R4
    485            sleepMode_allowed = MIN(ble_sleepMode, sleepMode_allowed);
   \                     ??BlueNRG_Sleep_0: (+1)
   \   0000001E   0x0030             MOVS     R0,R6
   \   00000020   0x4288             CMP      R0,R1
   \   00000022   0xD900             BLS      ??BlueNRG_Sleep_1
   \   00000024   0x0008             MOVS     R0,R1
    486          
    487          #ifdef DEBUG_SLEEP_MODE
    488            sleepMode_selected[sleepMode_allowed]++;
   \                     ??BlueNRG_Sleep_1: (+1)
   \   00000026   0x....             LDR      R2,??DataTable2_10
   \   00000028   0x0083             LSLS     R3,R0,#+2
   \   0000002A   0x18D2             ADDS     R2,R2,R3
   \   0000002C   0x6813             LDR      R3,[R2, #+0]
   \   0000002E   0x1C5B             ADDS     R3,R3,#+1
   \   00000030   0x6013             STR      R3,[R2, #+0]
    489          #endif
    490          
    491            if (sleepMode_allowed == SLEEPMODE_RUNNING) {
   \   00000032   0x0002             MOVS     R2,R0
   \   00000034   0xD003             BEQ      ??BlueNRG_Sleep_2
    492              /* Unmask all the interrupt */
    493              __enable_irq();
    494               return SUCCESS;
    495            }
    496            
    497            if (sleepMode_allowed == SLEEPMODE_CPU_HALT) {
   \   00000036   0x2801             CMP      R0,#+1
   \   00000038   0xD103             BNE      ??BlueNRG_Sleep_3
    498              BlueNRG_IdleSleep();
   \   0000003A   0x.... 0x....      BL       BlueNRG_IdleSleep
    499              /* Unmask all the interrupt */
    500              __enable_irq();
   \                     ??BlueNRG_Sleep_2: (+1)
   \   0000003E   0xB662             CPSIE    I
    501              return SUCCESS;
   \   00000040   0xE005             B        ??BlueNRG_Sleep_4
    502            }
    503          
    504            /* Setup the Wakeup Source */
    505            SYSTEM_CTRL->WKP_IO_IS = gpioWakeLevelMask;
   \                     ??BlueNRG_Sleep_3: (+1)
   \   00000042   0x....             LDR      R1,??DataTable2_11  ;; 0x40200000
   \   00000044   0x700D             STRB     R5,[R1, #+0]
    506            SYSTEM_CTRL->WKP_IO_IE = gpioWakeBitMask;
   \   00000046   0x710F             STRB     R7,[R1, #+4]
    507          
    508            BlueNRG_InternalSleep(sleepMode_allowed, gpioWakeBitMask);
   \   00000048   0x0039             MOVS     R1,R7
   \   0000004A   0x.... 0x....      BL       BlueNRG_InternalSleep
    509            
    510            return SUCCESS;
   \                     ??BlueNRG_Sleep_4: (+1)
   \   0000004E   0x2000             MOVS     R0,#+0
   \   00000050   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
    511          }
    512          

   \                                 In section .text, align 2, keep-with-next
    513          uint8_t BlueNRG_WakeupSource(void)
    514          {
    515            if ((CKGEN_SOC->REASON_RST == 0) &&
    516                (CKGEN_BLE->REASON_RST >= WAKENED_FROM_IO9) && 
    517                (CKGEN_BLE->REASON_RST <= WAKENED_FROM_IO13)) {
   \                     BlueNRG_WakeupSource: (+1)
   \   00000000   0x....             LDR      R0,??DataTable2_12  ;; 0x48100008
   \   00000002   0x....             LDR      R1,??DataTable2_13  ;; 0x40900008
   \   00000004   0x780A             LDRB     R2,[R1, #+0]
   \   00000006   0x2A00             CMP      R2,#+0
   \   00000008   0xD128             BNE      ??BlueNRG_WakeupSource_0
   \   0000000A   0x8802             LDRH     R2,[R0, #+0]
   \   0000000C   0x2A09             CMP      R2,#+9
   \   0000000E   0xDB25             BLT      ??BlueNRG_WakeupSource_0
   \   00000010   0x8802             LDRH     R2,[R0, #+0]
   \   00000012   0x2A82             CMP      R2,#+130
   \   00000014   0xDA22             BGE      ??BlueNRG_WakeupSource_0
    518              if ((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO9) == WAKENED_FROM_IO9) {
   \   00000016   0x8802             LDRH     R2,[R0, #+0]
   \   00000018   0x2309             MOVS     R3,#+9
   \   0000001A   0x4013             ANDS     R3,R3,R2
   \   0000001C   0x2B09             CMP      R3,#+9
   \   0000001E   0xD101             BNE      ??BlueNRG_WakeupSource_1
    519                return WAKEUP_IO9;
   \   00000020   0x2001             MOVS     R0,#+1
   \   00000022   0x4770             BX       LR
    520              }
    521              if ((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO10) == WAKENED_FROM_IO10) {
   \                     ??BlueNRG_WakeupSource_1: (+1)
   \   00000024   0x8802             LDRH     R2,[R0, #+0]
   \   00000026   0x2311             MOVS     R3,#+17
   \   00000028   0x4013             ANDS     R3,R3,R2
   \   0000002A   0x2B11             CMP      R3,#+17
   \   0000002C   0xD101             BNE      ??BlueNRG_WakeupSource_2
    522                return WAKEUP_IO10;
   \   0000002E   0x2002             MOVS     R0,#+2
   \   00000030   0x4770             BX       LR
    523              }
    524              if ((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO11) == WAKENED_FROM_IO11) {
   \                     ??BlueNRG_WakeupSource_2: (+1)
   \   00000032   0x8802             LDRH     R2,[R0, #+0]
   \   00000034   0x2321             MOVS     R3,#+33
   \   00000036   0x4013             ANDS     R3,R3,R2
   \   00000038   0x2B21             CMP      R3,#+33
   \   0000003A   0xD101             BNE      ??BlueNRG_WakeupSource_3
    525                return WAKEUP_IO11;
   \   0000003C   0x2004             MOVS     R0,#+4
   \   0000003E   0x4770             BX       LR
    526              }
    527              if ((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO12) == WAKENED_FROM_IO12) {
   \                     ??BlueNRG_WakeupSource_3: (+1)
   \   00000040   0x8802             LDRH     R2,[R0, #+0]
   \   00000042   0x2341             MOVS     R3,#+65
   \   00000044   0x4013             ANDS     R3,R3,R2
   \   00000046   0x2B41             CMP      R3,#+65
   \   00000048   0xD101             BNE      ??BlueNRG_WakeupSource_4
    528                return WAKEUP_IO12;
   \   0000004A   0x2008             MOVS     R0,#+8
   \   0000004C   0x4770             BX       LR
    529              }
    530              if ((CKGEN_BLE->REASON_RST & WAKENED_FROM_IO13) == WAKENED_FROM_IO13) {
   \                     ??BlueNRG_WakeupSource_4: (+1)
   \   0000004E   0x8802             LDRH     R2,[R0, #+0]
   \   00000050   0x2381             MOVS     R3,#+129
   \   00000052   0x4013             ANDS     R3,R3,R2
   \   00000054   0x2B81             CMP      R3,#+129
   \   00000056   0xD101             BNE      ??BlueNRG_WakeupSource_0
    531                return WAKEUP_IO13;
   \   00000058   0x2010             MOVS     R0,#+16
   \   0000005A   0x4770             BX       LR
    532              }
    533            }
    534            if ((CKGEN_SOC->REASON_RST == 0) &&
    535                ((CKGEN_BLE->REASON_RST & WAKENED_FROM_BLUE_TIMER1) == WAKENED_FROM_BLUE_TIMER1)) {
   \                     ??BlueNRG_WakeupSource_0: (+1)
   \   0000005C   0x780A             LDRB     R2,[R1, #+0]
   \   0000005E   0x2A00             CMP      R2,#+0
   \   00000060   0xD107             BNE      ??BlueNRG_WakeupSource_5
   \   00000062   0x22FF             MOVS     R2,#+255
   \   00000064   0x1C92             ADDS     R2,R2,#+2        ;; #+257
   \   00000066   0x8803             LDRH     R3,[R0, #+0]
   \   00000068   0x4013             ANDS     R3,R3,R2
   \   0000006A   0x4293             CMP      R3,R2
   \   0000006C   0xD101             BNE      ??BlueNRG_WakeupSource_5
    536              return WAKEUP_SLEEP_TIMER1;
   \   0000006E   0x2020             MOVS     R0,#+32
   \   00000070   0x4770             BX       LR
    537            }
    538            if ((CKGEN_SOC->REASON_RST == 0) &&
    539                ((CKGEN_BLE->REASON_RST & WAKENED_FROM_BLUE_TIMER2) == WAKENED_FROM_BLUE_TIMER2)) {
   \                     ??BlueNRG_WakeupSource_5: (+1)
   \   00000072   0x780A             LDRB     R2,[R1, #+0]
   \   00000074   0x2A00             CMP      R2,#+0
   \   00000076   0xD106             BNE      ??BlueNRG_WakeupSource_6
   \   00000078   0x....             LDR      R2,??DataTable2_14  ;; 0x401
   \   0000007A   0x8803             LDRH     R3,[R0, #+0]
   \   0000007C   0x4013             ANDS     R3,R3,R2
   \   0000007E   0x4293             CMP      R3,R2
   \   00000080   0xD101             BNE      ??BlueNRG_WakeupSource_6
    540              return WAKEUP_SLEEP_TIMER2;
   \   00000082   0x2040             MOVS     R0,#+64
   \   00000084   0x4770             BX       LR
    541            }
    542            if ((CKGEN_SOC->REASON_RST == 0) &&
    543                ((CKGEN_BLE->REASON_RST & WAKENED_FROM_POR) == WAKENED_FROM_POR)) {
   \                     ??BlueNRG_WakeupSource_6: (+1)
   \   00000086   0x780A             LDRB     R2,[R1, #+0]
   \   00000088   0x2A00             CMP      R2,#+0
   \   0000008A   0xD106             BNE      ??BlueNRG_WakeupSource_7
   \   0000008C   0x8802             LDRH     R2,[R0, #+0]
   \   0000008E   0x2305             MOVS     R3,#+5
   \   00000090   0x4013             ANDS     R3,R3,R2
   \   00000092   0x2B05             CMP      R3,#+5
   \   00000094   0xD101             BNE      ??BlueNRG_WakeupSource_7
    544              return WAKEUP_POR;
   \   00000096   0x20F1             MOVS     R0,#+241
   \   00000098   0x4770             BX       LR
    545            }
    546            if ((CKGEN_SOC->REASON_RST == 0) &&
    547                ((CKGEN_BLE->REASON_RST & WAKENED_FROM_BOR) == WAKENED_FROM_BOR)) {
   \                     ??BlueNRG_WakeupSource_7: (+1)
   \   0000009A   0x780A             LDRB     R2,[R1, #+0]
   \   0000009C   0x2A00             CMP      R2,#+0
   \   0000009E   0xD106             BNE      ??BlueNRG_WakeupSource_8
   \   000000A0   0x8800             LDRH     R0,[R0, #+0]
   \   000000A2   0x0780             LSLS     R0,R0,#+30
   \   000000A4   0x0F80             LSRS     R0,R0,#+30
   \   000000A6   0x2803             CMP      R0,#+3
   \   000000A8   0xD101             BNE      ??BlueNRG_WakeupSource_8
    548              return WAKEUP_BOR;
   \   000000AA   0x20F0             MOVS     R0,#+240
   \   000000AC   0x4770             BX       LR
    549            }
    550            if (CKGEN_SOC->REASON_RST == 2) {
   \                     ??BlueNRG_WakeupSource_8: (+1)
   \   000000AE   0x7808             LDRB     R0,[R1, #+0]
   \   000000B0   0x2802             CMP      R0,#+2
   \   000000B2   0xD101             BNE      ??BlueNRG_WakeupSource_9
    551              return WAKEUP_SYS_RESET_REQ;
   \   000000B4   0x20F2             MOVS     R0,#+242
   \   000000B6   0x4770             BX       LR
    552            }
    553            if (CKGEN_SOC->REASON_RST == 4) {
   \                     ??BlueNRG_WakeupSource_9: (+1)
   \   000000B8   0x7808             LDRB     R0,[R1, #+0]
   \   000000BA   0x2804             CMP      R0,#+4
   \   000000BC   0xD101             BNE      ??BlueNRG_WakeupSource_10
    554              return WAKEUP_RESET_WDG;
   \   000000BE   0x20F3             MOVS     R0,#+243
   \   000000C0   0x4770             BX       LR
    555            }
    556          
    557            return NO_WAKEUP_RESET;
   \                     ??BlueNRG_WakeupSource_10: (+1)
   \   000000C2   0x20FF             MOVS     R0,#+255
   \   000000C4   0x4770             BX       LR               ;; return
    558          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable0:
   \   00000000   0xFFF00004         DC32     0xfff00004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable0_1:
   \   00000000   0x40100004         DC32     0x40100004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable0_2:
   \   00000000   0xE000E400         DC32     0xe000e400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1:
   \   00000000   0x48100008         DC32     0x48100008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_1:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_2:
   \   00000000   0xE000ED04         DC32     0xe000ed04

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_3:
   \   00000000   0x40900008         DC32     0x40900008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_4:
   \   00000000   0x4030000C         DC32     0x4030000c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_5:
   \   00000000   0x40400000         DC32     0x40400000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_6:
   \   00000000   0x40A00000         DC32     0x40a00000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2:
   \   00000000   0x40D00004         DC32     0x40d00004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_1:
   \   00000000   0x40E00004         DC32     0x40e00004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_2:
   \   00000000   0x40700000         DC32     0x40700000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_3:
   \   00000000   0x40700C00         DC32     0x40700c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_4:
   \   00000000   0xA0000008         DC32     0xa0000008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_5:
   \   00000000   0xC0000008         DC32     0xc0000008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_6:
   \   00000000   0xE000E200         DC32     0xe000e200

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_7:
   \   00000000   0x48000004         DC32     0x48000004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_8:
   \   00000000   0x40200008         DC32     0x40200008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_9:
   \   00000000   0x40C00000         DC32     0x40c00000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_10:
   \   00000000   0x........         DC32     sleepMode_selected

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_11:
   \   00000000   0x40200000         DC32     0x40200000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_12:
   \   00000000   0x48100008         DC32     0x48100008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_13:
   \   00000000   0x40900008         DC32     0x40900008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_14:
   \   00000000   0x00000401         DC32     0x401

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   App_SleepMode_Check
     576   BlueNRG_InternalSleep
       576   -> CS_contextSave
       576   -> DeviceConfiguration
       576   -> SystemSleepCmd
      24   BlueNRG_Sleep
        24   -> App_SleepMode_Check
        24   -> BlueNRG_IdleSleep
        24   -> BlueNRG_InternalSleep
        24   -> BlueNRG_Stack_Perform_Deep_Sleep_Check
       0   BlueNRG_WakeupSource


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable0
       4  ??DataTable0_1
       4  ??DataTable0_2
       4  ??DataTable1
       4  ??DataTable1_1
       4  ??DataTable1_2
       4  ??DataTable1_3
       4  ??DataTable1_4
       4  ??DataTable1_5
       4  ??DataTable1_6
       4  ??DataTable2
       4  ??DataTable2_1
       4  ??DataTable2_10
       4  ??DataTable2_11
       4  ??DataTable2_12
       4  ??DataTable2_13
       4  ??DataTable2_14
       4  ??DataTable2_2
       4  ??DataTable2_3
       4  ??DataTable2_4
       4  ??DataTable2_5
       4  ??DataTable2_6
       4  ??DataTable2_7
       4  ??DataTable2_8
       4  ??DataTable2_9
       4  App_SleepMode_Check
    1634  BlueNRG_InternalSleep
      82  BlueNRG_Sleep
     198  BlueNRG_WakeupSource
      44  cStackPreamble
          ptr
      16  sleepMode_selected

 
    60 bytes in section .bss
 2 018 bytes in section .text
 
 2 014 bytes of CODE memory (+ 4 bytes shared)
    60 bytes of DATA memory

Errors: none
Warnings: none
