EINVAL,VAR_0
MC_SEQ_SUP_CNTL,VAR_1
MC_SEQ_TRAIN_WAKEUP_CNTL,VAR_2
REG_GET_FIELD,FUNC_0
RREG32,FUNC_1
RUN,VAR_3
TRAIN_DONE_D0,VAR_4
TRAIN_DONE_D1,VAR_5
WREG32,FUNC_2
amdgpu_sriov_bios,FUNC_3
amdgpu_ucode_print_mc_hdr,FUNC_4
le32_to_cpu,FUNC_5
le32_to_cpup,FUNC_6
mmMC_SEQ_IO_DEBUG_DATA,VAR_6
mmMC_SEQ_IO_DEBUG_INDEX,VAR_7
mmMC_SEQ_SUP_CNTL,VAR_8
mmMC_SEQ_SUP_PGM,VAR_9
mmMC_SEQ_TRAIN_WAKEUP_CNTL,VAR_10
udelay,FUNC_7
gmc_v8_0_tonga_mc_load_microcode,FUNC_8
adev,VAR_11
hdr,VAR_12
fw_data,VAR_13
io_mc_regs,VAR_14
running,VAR_15
i,VAR_16
ucode_size,VAR_17
regs_size,VAR_18
