

================================================================
== Vivado HLS Report for 'operator_double_div3'
================================================================
* Date:           Fri Aug  3 14:28:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    29.069|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                        |                |  Latency  |  Interval | Pipeline|
        |                Instance                |     Module     | min | max | min | max |   Type  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_127               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_134               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_140               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_146               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_152               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_158               |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_10_i_i_lut_div3_chunk_fu_164  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_11_i_i_lut_div3_chunk_fu_170  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     697|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   13104|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|     121|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     121|   13939|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      13|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+----------------+---------+-------+---+------+
    |                Instance                |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +----------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div3_chunk_fu_127               |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_134               |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_140               |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_146               |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_152               |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_158               |lut_div3_chunk  |        0|      0|  0|  1638|
    |call_ret4_10_i_i_lut_div3_chunk_fu_164  |lut_div3_chunk  |        0|      0|  0|  1638|
    |call_ret4_11_i_i_lut_div3_chunk_fu_170  |lut_div3_chunk  |        0|      0|  0|  1638|
    +----------------------------------------+----------------+---------+-------+---+------+
    |Total                                   |                |        0|      0|  0| 13104|
    +----------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_346_p2          |     +    |      0|  0|   18|           2|          11|
    |xf_V_fu_458_p2               |     +    |      0|  0|   62|           1|          55|
    |new_exp_V_1_fu_284_p2        |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_340_p2            |     -    |      0|  0|   18|           1|          11|
    |sel_tmp4_fu_364_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_392_p2           |    and   |      0|  0|    6|           1|           1|
    |icmp_fu_334_p2               |   icmp   |      0|  0|   13|          10|           1|
    |tmp_1_fu_272_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_278_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_312_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_318_p2              |   icmp   |      0|  0|   13|          11|          11|
    |r_V_3_fu_434_p2              |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_352_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_298_p2              |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_304_p3          |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_290_p3      |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_370_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_378_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_398_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_264_p3  |  select  |      0|  0|    2|           1|           1|
    |xf_V_1_fu_414_p3             |  select  |      0|  0|   53|           1|          53|
    |xf_V_3_fu_450_p3             |  select  |      0|  0|   55|           1|          55|
    |r_V_4_fu_444_p2              |    shl   |      0|  0|  164|          55|          55|
    |sel_tmp3_fu_358_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_386_p2           |    xor   |      0|  0|    6|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  697|         191|         375|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_121_p4  |   9|          2|   52|        104|
    |grp_lut_div3_chunk_fu_127_d_V       |  15|          3|    4|         12|
    |grp_lut_div3_chunk_fu_127_r_in_V    |  15|          3|    2|          6|
    |grp_lut_div3_chunk_fu_134_d_V       |  15|          3|    4|         12|
    |grp_lut_div3_chunk_fu_140_d_V       |  15|          3|    4|         12|
    |grp_lut_div3_chunk_fu_146_d_V       |  15|          3|    4|         12|
    |grp_lut_div3_chunk_fu_152_d_V       |  15|          3|    4|         12|
    |grp_lut_div3_chunk_fu_158_d_V       |  15|          3|    4|         12|
    |p_Repl2_s_reg_118                   |   9|          2|   52|        104|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 138|         28|  131|        289|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |p_Repl2_1_reg_677             |  11|   0|   11|          0|
    |p_Repl2_2_reg_663             |   1|   0|    1|          0|
    |p_Repl2_s_reg_118             |  52|   0|   52|          0|
    |p_Result_22_10_i_i_reg_742    |   4|   0|    4|          0|
    |p_Result_22_5_i_i_reg_712     |   4|   0|    4|          0|
    |p_Result_22_6_i_i_reg_717     |   4|   0|    4|          0|
    |p_Result_22_7_i_i_reg_722     |   4|   0|    4|          0|
    |p_Result_22_8_i_i_reg_727     |   4|   0|    4|          0|
    |p_Result_22_9_i_i_reg_732     |   4|   0|    4|          0|
    |p_Result_22_i_i_8_reg_737     |   4|   0|    4|          0|
    |q_chunk_V_ret2_1_i_i_reg_687  |   4|   0|    4|          0|
    |q_chunk_V_ret2_2_i_i_reg_692  |   4|   0|    4|          0|
    |q_chunk_V_ret2_3_i_i_reg_697  |   4|   0|    4|          0|
    |q_chunk_V_ret2_4_i_i_reg_702  |   4|   0|    4|          0|
    |q_chunk_V_ret2_i_i_reg_682    |   4|   0|    4|          0|
    |r_V_ret3_4_i_i_reg_707        |   2|   0|    2|          0|
    |tmp_1_reg_673                 |   1|   0|    1|          0|
    |tmp_9_reg_747                 |   4|   0|    4|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 121|   0|  121|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div3 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div3 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 27.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div3_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:6656]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6544->test.cpp:6668]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6545->test.cpp:6668]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6546->test.cpp:6668]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6547->test.cpp:6668]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:6673]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)" [test.cpp:6674]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 1, i11 2" [test.cpp:6674]   --->   Operation 14 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:6676]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6677]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_cast_cast" [test.cpp:6680]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6570->test.cpp:6701]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_7 = or i1 %tmp_1, %tmp_2" [test.cpp:6570->test.cpp:6701]   --->   Operation 19 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_7, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6570->test.cpp:6701]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:6681]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:6682]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6685]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:6686]   --->   Operation 24 'partselect' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_8, 0" [test.cpp:6686]   --->   Operation 25 'icmp' 'icmp' <Predicate = (!tmp_1)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [test.cpp:6687]   --->   Operation 26 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [test.cpp:6689]   --->   Operation 27 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:6682]   --->   Operation 28 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:6682]   --->   Operation 29 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [test.cpp:6686]   --->   Operation 30 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i11 %shift_V, i11 %shift_V_1" [test.cpp:6686]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i11 0, i11 %shift_V_2" [test.cpp:6682]   --->   Operation 32 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:6682]   --->   Operation 33 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:6685]   --->   Operation 34 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:6685]   --->   Operation 35 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:6693]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_3" [test.cpp:6682]   --->   Operation 37 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%p_cast = zext i53 %xf_V_1 to i55" [test.cpp:6682]   --->   Operation 38 'zext' 'p_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = zext i11 %shift_V_4 to i55" [test.cpp:6695]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_cast = zext i11 %shift_V_4 to i53" [test.cpp:6695]   --->   Operation 40 'zext' 'tmp_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_3 = lshr i53 %xf_V_1, %tmp_cast" [test.cpp:6695]   --->   Operation 41 'lshr' 'r_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_1_cast = zext i53 %r_V_3 to i55" [test.cpp:6695]   --->   Operation 42 'zext' 'r_V_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_4 = shl i55 %p_cast, %tmp_s" [test.cpp:6697]   --->   Operation 43 'shl' 'r_V_4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_3 = select i1 %icmp, i55 %r_V_1_cast, i55 %r_V_4" [test.cpp:6694]   --->   Operation 44 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V = add i55 1, %xf_V_3" [test.cpp:6698]   --->   Operation 45 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i3 @_ssdm_op_PartSelect.i3.i55.i32.i32(i55 %xf_V, i32 52, i32 54) nounwind" [test.cpp:6637->test.cpp:6652->test.cpp:6699]   --->   Operation 46 'partselect' 'p_Result_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i3 %p_Result_i_i to i4" [test.cpp:6637->test.cpp:6652->test.cpp:6699]   --->   Operation 47 'zext' 'd_chunk_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:6638->test.cpp:6652->test.cpp:6699]   --->   Operation 48 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret_i_i, 1" [test.cpp:6638->test.cpp:6652->test.cpp:6699]   --->   Operation 49 'extractvalue' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 48, i32 51) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 50 'partselect' 'p_Result_22_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.50ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_i_i, i2 %r_V) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 51 'call' 'call_ret4_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 52 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 53 'extractvalue' 'r_V_ret3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_22_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 44, i32 47) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 54 'partselect' 'p_Result_22_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.50ns)   --->   "%call_ret4_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_1_i_i, i2 %r_V_ret3_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 55 'call' 'call_ret4_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i4, i2 } %call_ret4_1_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 56 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i4, i2 } %call_ret4_1_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 57 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_22_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 40, i32 43) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 58 'partselect' 'p_Result_22_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.50ns)   --->   "%call_ret4_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_2_i_i, i2 %r_V_ret3_1_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 59 'call' 'call_ret4_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i4, i2 } %call_ret4_2_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 60 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i4, i2 } %call_ret4_2_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 61 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_22_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 36, i32 39) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 62 'partselect' 'p_Result_22_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.50ns)   --->   "%call_ret4_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_3_i_i, i2 %r_V_ret3_2_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 63 'call' 'call_ret4_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i4, i2 } %call_ret4_3_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 64 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i4, i2 } %call_ret4_3_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 65 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_22_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 32, i32 35) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 66 'partselect' 'p_Result_22_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.50ns)   --->   "%call_ret4_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_4_i_i, i2 %r_V_ret3_3_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 67 'call' 'call_ret4_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i4, i2 } %call_ret4_4_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 68 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i4, i2 } %call_ret4_4_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 69 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_22_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 28, i32 31) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 70 'partselect' 'p_Result_22_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 24, i32 27) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 71 'partselect' 'p_Result_22_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_22_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 20, i32 23) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 72 'partselect' 'p_Result_22_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_22_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 16, i32 19) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 73 'partselect' 'p_Result_22_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_22_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 12, i32 15) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 74 'partselect' 'p_Result_22_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_22_i_i_8 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 8, i32 11) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 75 'partselect' 'p_Result_22_i_i_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_22_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V, i32 4, i32 7) nounwind" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 76 'partselect' 'p_Result_22_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i55 %xf_V to i4" [test.cpp:6643->test.cpp:6652->test.cpp:6699]   --->   Operation 77 'trunc' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.0>
ST_2 : Operation 78 [1/1] (3.50ns)   --->   "%call_ret4_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_5_i_i, i2 %r_V_ret3_4_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 78 'call' 'call_ret4_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i4, i2 } %call_ret4_5_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 79 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i4, i2 } %call_ret4_5_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 80 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (3.50ns)   --->   "%call_ret4_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_6_i_i, i2 %r_V_ret3_5_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 81 'call' 'call_ret4_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i4, i2 } %call_ret4_6_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 82 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i4, i2 } %call_ret4_6_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 83 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.50ns)   --->   "%call_ret4_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_7_i_i, i2 %r_V_ret3_6_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 84 'call' 'call_ret4_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i4, i2 } %call_ret4_7_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 85 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i4, i2 } %call_ret4_7_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 86 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (3.50ns)   --->   "%call_ret4_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_8_i_i, i2 %r_V_ret3_7_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 87 'call' 'call_ret4_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i4, i2 } %call_ret4_8_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 88 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i4, i2 } %call_ret4_8_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 89 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.50ns)   --->   "%call_ret4_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_9_i_i, i2 %r_V_ret3_8_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 90 'call' 'call_ret4_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i4, i2 } %call_ret4_9_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 91 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret3_9_i_i = extractvalue { i4, i2 } %call_ret4_9_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 92 'extractvalue' 'r_V_ret3_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.50ns)   --->   "%call_ret4_i_i_9 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_i_i_8, i2 %r_V_ret3_9_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 93 'call' 'call_ret4_i_i_9' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i_10 = extractvalue { i4, i2 } %call_ret4_i_i_9, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 94 'extractvalue' 'q_chunk_V_ret2_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i_11 = extractvalue { i4, i2 } %call_ret4_i_i_9, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 95 'extractvalue' 'r_V_ret3_i_i_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.50ns)   --->   "%call_ret4_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_22_10_i_i, i2 %r_V_ret3_i_i_11) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 96 'call' 'call_ret4_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_10_i_s = extractvalue { i4, i2 } %call_ret4_10_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 97 'extractvalue' 'q_chunk_V_ret2_10_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret3_10_i_i = extractvalue { i4, i2 } %call_ret4_10_i_i, 1" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 98 'extractvalue' 'r_V_ret3_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.50ns)   --->   "%call_ret4_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_9, i2 %r_V_ret3_10_i_i) nounwind" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 99 'call' 'call_ret4_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_11_i_s = extractvalue { i4, i2 } %call_ret4_11_i_i, 0" [test.cpp:6644->test.cpp:6652->test.cpp:6699]   --->   Operation 100 'extractvalue' 'q_chunk_V_ret2_11_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V_ret2_i_i, i4 %q_chunk_V_ret2_1_i_i, i4 %q_chunk_V_ret2_2_i_i, i4 %q_chunk_V_ret2_3_i_i, i4 %q_chunk_V_ret2_4_i_i, i4 %q_chunk_V_ret2_5_i_i, i4 %q_chunk_V_ret2_6_i_i, i4 %q_chunk_V_ret2_7_i_i, i4 %q_chunk_V_ret2_8_i_i, i4 %q_chunk_V_ret2_9_i_i, i4 %q_chunk_V_ret2_i_i_10, i4 %q_chunk_V_ret2_10_i_s, i4 %q_chunk_V_ret2_11_i_s)" [test.cpp:6699]   --->   Operation 101 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:6700]   --->   Operation 102 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 103 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6571->test.cpp:6701]   --->   Operation 104 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6572->test.cpp:6701]   --->   Operation 105 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:6702]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specbitsmap   ) [ 000]
StgValue_4            (specbitsmap   ) [ 000]
StgValue_5            (spectopmodule ) [ 000]
in_read               (read          ) [ 000]
StgValue_7            (speclatency   ) [ 000]
p_Val2_s              (bitcast       ) [ 000]
p_Repl2_2             (bitselect     ) [ 001]
new_exp_V             (partselect    ) [ 000]
new_mant_V            (trunc         ) [ 011]
xf_V_5_cast           (zext          ) [ 000]
tmp                   (bitselect     ) [ 000]
shift_V_cast_cast     (select        ) [ 000]
tmp_1                 (icmp          ) [ 011]
tmp_2                 (icmp          ) [ 000]
new_exp_V_1           (sub           ) [ 000]
p_new_exp_V_1         (select        ) [ 000]
tmp_7                 (or            ) [ 000]
p_Repl2_1             (select        ) [ 001]
StgValue_21           (br            ) [ 011]
tmp_4                 (icmp          ) [ 000]
tmp_5                 (icmp          ) [ 000]
tmp_8                 (partselect    ) [ 000]
icmp                  (icmp          ) [ 000]
shift_V               (sub           ) [ 000]
shift_V_1             (add           ) [ 000]
sel_tmp3_demorgan     (or            ) [ 000]
sel_tmp3              (xor           ) [ 000]
sel_tmp4              (and           ) [ 000]
shift_V_2             (select        ) [ 000]
shift_V_3             (select        ) [ 000]
sel_tmp7              (xor           ) [ 000]
sel_tmp8              (and           ) [ 000]
shift_V_4             (select        ) [ 000]
tmp_3                 (bitconcatenate) [ 000]
xf_V_1                (select        ) [ 000]
p_cast                (zext          ) [ 000]
tmp_s                 (zext          ) [ 000]
tmp_cast              (zext          ) [ 000]
r_V_3                 (lshr          ) [ 000]
r_V_1_cast            (zext          ) [ 000]
r_V_4                 (shl           ) [ 000]
xf_V_3                (select        ) [ 000]
xf_V                  (add           ) [ 000]
p_Result_i_i          (partselect    ) [ 000]
d_chunk_V             (zext          ) [ 000]
call_ret_i_i          (call          ) [ 000]
r_V                   (extractvalue  ) [ 000]
p_Result_22_i_i       (partselect    ) [ 000]
call_ret4_i_i         (call          ) [ 000]
q_chunk_V_ret2_i_i    (extractvalue  ) [ 001]
r_V_ret3_i_i          (extractvalue  ) [ 000]
p_Result_22_1_i_i     (partselect    ) [ 000]
call_ret4_1_i_i       (call          ) [ 000]
q_chunk_V_ret2_1_i_i  (extractvalue  ) [ 001]
r_V_ret3_1_i_i        (extractvalue  ) [ 000]
p_Result_22_2_i_i     (partselect    ) [ 000]
call_ret4_2_i_i       (call          ) [ 000]
q_chunk_V_ret2_2_i_i  (extractvalue  ) [ 001]
r_V_ret3_2_i_i        (extractvalue  ) [ 000]
p_Result_22_3_i_i     (partselect    ) [ 000]
call_ret4_3_i_i       (call          ) [ 000]
q_chunk_V_ret2_3_i_i  (extractvalue  ) [ 001]
r_V_ret3_3_i_i        (extractvalue  ) [ 000]
p_Result_22_4_i_i     (partselect    ) [ 000]
call_ret4_4_i_i       (call          ) [ 000]
q_chunk_V_ret2_4_i_i  (extractvalue  ) [ 001]
r_V_ret3_4_i_i        (extractvalue  ) [ 001]
p_Result_22_5_i_i     (partselect    ) [ 001]
p_Result_22_6_i_i     (partselect    ) [ 001]
p_Result_22_7_i_i     (partselect    ) [ 001]
p_Result_22_8_i_i     (partselect    ) [ 001]
p_Result_22_9_i_i     (partselect    ) [ 001]
p_Result_22_i_i_8     (partselect    ) [ 001]
p_Result_22_10_i_i    (partselect    ) [ 001]
tmp_9                 (trunc         ) [ 001]
call_ret4_5_i_i       (call          ) [ 000]
q_chunk_V_ret2_5_i_i  (extractvalue  ) [ 000]
r_V_ret3_5_i_i        (extractvalue  ) [ 000]
call_ret4_6_i_i       (call          ) [ 000]
q_chunk_V_ret2_6_i_i  (extractvalue  ) [ 000]
r_V_ret3_6_i_i        (extractvalue  ) [ 000]
call_ret4_7_i_i       (call          ) [ 000]
q_chunk_V_ret2_7_i_i  (extractvalue  ) [ 000]
r_V_ret3_7_i_i        (extractvalue  ) [ 000]
call_ret4_8_i_i       (call          ) [ 000]
q_chunk_V_ret2_8_i_i  (extractvalue  ) [ 000]
r_V_ret3_8_i_i        (extractvalue  ) [ 000]
call_ret4_9_i_i       (call          ) [ 000]
q_chunk_V_ret2_9_i_i  (extractvalue  ) [ 000]
r_V_ret3_9_i_i        (extractvalue  ) [ 000]
call_ret4_i_i_9       (call          ) [ 000]
q_chunk_V_ret2_i_i_10 (extractvalue  ) [ 000]
r_V_ret3_i_i_11       (extractvalue  ) [ 000]
call_ret4_10_i_i      (call          ) [ 000]
q_chunk_V_ret2_10_i_s (extractvalue  ) [ 000]
r_V_ret3_10_i_i       (extractvalue  ) [ 000]
call_ret4_11_i_i      (call          ) [ 000]
q_chunk_V_ret2_11_i_s (extractvalue  ) [ 000]
new_mant_V_1          (bitconcatenate) [ 000]
StgValue_102          (br            ) [ 000]
p_Repl2_s             (phi           ) [ 001]
p_Result_s            (bitconcatenate) [ 000]
out                   (bitcast       ) [ 000]
StgValue_106          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div3_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_Repl2_s_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Repl2_s_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="52" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="52" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_lut_div3_chunk_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_5_i_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_lut_div3_chunk_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_6_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_lut_div3_chunk_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_lut_div3_chunk_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_lut_div3_chunk_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_9_i_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_lut_div3_chunk_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_4_i_i/1 call_ret4_i_i_9/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="call_ret4_10_i_i_lut_div3_chunk_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="1"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_10_i_i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="call_ret4_11_i_i_lut_div3_chunk_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="1"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_11_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_5_i_i/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_6_i_i/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_6_i_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_8_i_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_9_i_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_9_i_i/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/1 q_chunk_V_ret2_i_i_10/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_4_i_i/1 r_V_ret3_i_i_11/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Repl2_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="new_exp_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="new_mant_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xf_V_5_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="52" slack="0"/>
<pin id="254" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shift_V_cast_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="new_exp_V_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_new_exp_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="0" index="2" bw="11" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Repl2_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="11" slack="0"/>
<pin id="307" dir="0" index="2" bw="11" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shift_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shift_V_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sel_tmp3_demorgan_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sel_tmp3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sel_tmp4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shift_V_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="0" index="2" bw="11" slack="0"/>
<pin id="374" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shift_V_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="0" index="2" bw="11" slack="0"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sel_tmp7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sel_tmp8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shift_V_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="0" index="2" bw="11" slack="0"/>
<pin id="402" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="53" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="52" slack="0"/>
<pin id="410" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xf_V_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="53" slack="0"/>
<pin id="417" dir="0" index="2" bw="53" slack="0"/>
<pin id="418" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="53" slack="0"/>
<pin id="424" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="53" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="r_V_1_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="53" slack="0"/>
<pin id="442" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="r_V_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="53" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="0"/>
<pin id="447" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xf_V_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="55" slack="0"/>
<pin id="453" dir="0" index="2" bw="55" slack="0"/>
<pin id="454" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xf_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="55" slack="0"/>
<pin id="461" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_i_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="55" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="d_chunk_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Result_22_i_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="55" slack="0"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_22_1_i_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="55" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_1_i_i/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_22_2_i_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="55" slack="0"/>
<pin id="504" dir="0" index="2" bw="7" slack="0"/>
<pin id="505" dir="0" index="3" bw="7" slack="0"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_2_i_i/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Result_22_3_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="55" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_3_i_i/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Result_22_4_i_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="55" slack="0"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="0" index="3" bw="7" slack="0"/>
<pin id="528" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_4_i_i/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Result_22_5_i_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="55" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_5_i_i/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_22_6_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="55" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_6_i_i/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_22_7_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="55" slack="0"/>
<pin id="557" dir="0" index="2" bw="6" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_7_i_i/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Result_22_8_i_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="55" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_8_i_i/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Result_22_9_i_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="55" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_9_i_i/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_22_i_i_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="55" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i_8/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_Result_22_10_i_i_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="55" slack="0"/>
<pin id="597" dir="0" index="2" bw="4" slack="0"/>
<pin id="598" dir="0" index="3" bw="4" slack="0"/>
<pin id="599" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_10_i_i/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="55" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="q_chunk_V_ret2_5_i_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_5_i_i/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="q_chunk_V_ret2_10_i_s_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_10_i_s/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="r_V_ret3_10_i_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_10_i_i/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="q_chunk_V_ret2_11_i_s_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_11_i_s/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="new_mant_V_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="52" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="1"/>
<pin id="628" dir="0" index="2" bw="4" slack="1"/>
<pin id="629" dir="0" index="3" bw="4" slack="1"/>
<pin id="630" dir="0" index="4" bw="4" slack="1"/>
<pin id="631" dir="0" index="5" bw="4" slack="1"/>
<pin id="632" dir="0" index="6" bw="4" slack="0"/>
<pin id="633" dir="0" index="7" bw="4" slack="0"/>
<pin id="634" dir="0" index="8" bw="4" slack="0"/>
<pin id="635" dir="0" index="9" bw="4" slack="0"/>
<pin id="636" dir="0" index="10" bw="4" slack="0"/>
<pin id="637" dir="0" index="11" bw="4" slack="0"/>
<pin id="638" dir="0" index="12" bw="4" slack="0"/>
<pin id="639" dir="0" index="13" bw="4" slack="0"/>
<pin id="640" dir="1" index="14" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_Result_s_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="1"/>
<pin id="654" dir="0" index="2" bw="11" slack="1"/>
<pin id="655" dir="0" index="3" bw="52" slack="0"/>
<pin id="656" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="out_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="p_Repl2_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="new_mant_V_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="52" slack="1"/>
<pin id="670" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="p_Repl2_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="1"/>
<pin id="679" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="q_chunk_V_ret2_i_i_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_i_i "/>
</bind>
</comp>

<comp id="687" class="1005" name="q_chunk_V_ret2_1_i_i_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="692" class="1005" name="q_chunk_V_ret2_2_i_i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="697" class="1005" name="q_chunk_V_ret2_3_i_i_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="702" class="1005" name="q_chunk_V_ret2_4_i_i_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_4_i_i "/>
</bind>
</comp>

<comp id="707" class="1005" name="r_V_ret3_4_i_i_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="1"/>
<pin id="709" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_4_i_i "/>
</bind>
</comp>

<comp id="712" class="1005" name="p_Result_22_5_i_i_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_5_i_i "/>
</bind>
</comp>

<comp id="717" class="1005" name="p_Result_22_6_i_i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_6_i_i "/>
</bind>
</comp>

<comp id="722" class="1005" name="p_Result_22_7_i_i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_7_i_i "/>
</bind>
</comp>

<comp id="727" class="1005" name="p_Result_22_8_i_i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_8_i_i "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_Result_22_9_i_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_9_i_i "/>
</bind>
</comp>

<comp id="737" class="1005" name="p_Result_22_i_i_8_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="1"/>
<pin id="739" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_i_i_8 "/>
</bind>
</comp>

<comp id="742" class="1005" name="p_Result_22_10_i_i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_10_i_i "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_9_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="127" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="184"><net_src comp="134" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="134" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="193"><net_src comp="140" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="140" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="202"><net_src comp="146" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="146" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="211"><net_src comp="152" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="152" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="220"><net_src comp="158" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="158" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="229"><net_src comp="112" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="226" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="226" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="238" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="238" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="238" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="264" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="272" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="278" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="290" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="284" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="238" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="264" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="238" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="226" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="238" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="238" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="312" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="318" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="334" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="340" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="346" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="312" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="370" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="312" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="318" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="264" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="378" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="248" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="312" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="252" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="406" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="398" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="398" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="414" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="422" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="426" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="334" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="440" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="450" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="26" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="458" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="30" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="489"><net_src comp="479" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="458" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="500"><net_src comp="490" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="458" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="511"><net_src comp="501" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="458" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="72" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="522"><net_src comp="512" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="458" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="533"><net_src comp="523" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="458" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="458" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="560"><net_src comp="60" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="458" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="458" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="60" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="458" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="96" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="458" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="100" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="102" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="458" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="104" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="106" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="458" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="127" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="164" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="164" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="624"><net_src comp="170" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="641"><net_src comp="108" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="642"><net_src comp="608" pin="1"/><net_sink comp="625" pin=6"/></net>

<net id="643"><net_src comp="181" pin="1"/><net_sink comp="625" pin=7"/></net>

<net id="644"><net_src comp="190" pin="1"/><net_sink comp="625" pin=8"/></net>

<net id="645"><net_src comp="199" pin="1"/><net_sink comp="625" pin=9"/></net>

<net id="646"><net_src comp="208" pin="1"/><net_sink comp="625" pin=10"/></net>

<net id="647"><net_src comp="217" pin="1"/><net_sink comp="625" pin=11"/></net>

<net id="648"><net_src comp="612" pin="1"/><net_sink comp="625" pin=12"/></net>

<net id="649"><net_src comp="621" pin="1"/><net_sink comp="625" pin=13"/></net>

<net id="650"><net_src comp="625" pin="14"/><net_sink comp="121" pin=0"/></net>

<net id="657"><net_src comp="110" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="121" pin="4"/><net_sink comp="651" pin=3"/></net>

<net id="662"><net_src comp="651" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="230" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="671"><net_src comp="248" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="676"><net_src comp="272" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="304" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="685"><net_src comp="181" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="690"><net_src comp="190" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="695"><net_src comp="199" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="625" pin=3"/></net>

<net id="700"><net_src comp="208" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="705"><net_src comp="217" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="625" pin=5"/></net>

<net id="710"><net_src comp="221" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="715"><net_src comp="534" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="720"><net_src comp="544" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="725"><net_src comp="554" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="730"><net_src comp="564" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="735"><net_src comp="574" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="740"><net_src comp="584" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="745"><net_src comp="594" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="750"><net_src comp="604" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div3 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 1
		shift_V_cast_cast : 2
		tmp_1 : 2
		tmp_2 : 3
		new_exp_V_1 : 3
		p_new_exp_V_1 : 3
		tmp_7 : 4
		p_Repl2_1 : 4
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 3
		tmp_8 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 4
		sel_tmp3 : 4
		sel_tmp4 : 4
		shift_V_2 : 4
		shift_V_3 : 5
		sel_tmp7 : 3
		sel_tmp8 : 4
		shift_V_4 : 6
		tmp_3 : 2
		xf_V_1 : 3
		p_cast : 4
		tmp_s : 7
		tmp_cast : 7
		r_V_3 : 8
		r_V_1_cast : 9
		r_V_4 : 8
		xf_V_3 : 10
		xf_V : 11
		p_Result_i_i : 12
		d_chunk_V : 13
		call_ret_i_i : 14
		r_V : 15
		p_Result_22_i_i : 12
		call_ret4_i_i : 16
		q_chunk_V_ret2_i_i : 17
		r_V_ret3_i_i : 17
		p_Result_22_1_i_i : 12
		call_ret4_1_i_i : 18
		q_chunk_V_ret2_1_i_i : 19
		r_V_ret3_1_i_i : 19
		p_Result_22_2_i_i : 12
		call_ret4_2_i_i : 20
		q_chunk_V_ret2_2_i_i : 21
		r_V_ret3_2_i_i : 21
		p_Result_22_3_i_i : 12
		call_ret4_3_i_i : 22
		q_chunk_V_ret2_3_i_i : 23
		r_V_ret3_3_i_i : 23
		p_Result_22_4_i_i : 12
		call_ret4_4_i_i : 24
		q_chunk_V_ret2_4_i_i : 25
		r_V_ret3_4_i_i : 25
		p_Result_22_5_i_i : 12
		p_Result_22_6_i_i : 12
		p_Result_22_7_i_i : 12
		p_Result_22_8_i_i : 12
		p_Result_22_9_i_i : 12
		p_Result_22_i_i_8 : 12
		p_Result_22_10_i_i : 12
		tmp_9 : 12
	State 2
		q_chunk_V_ret2_5_i_i : 1
		r_V_ret3_5_i_i : 1
		call_ret4_6_i_i : 2
		q_chunk_V_ret2_6_i_i : 3
		r_V_ret3_6_i_i : 3
		call_ret4_7_i_i : 4
		q_chunk_V_ret2_7_i_i : 5
		r_V_ret3_7_i_i : 5
		call_ret4_8_i_i : 6
		q_chunk_V_ret2_8_i_i : 7
		r_V_ret3_8_i_i : 7
		call_ret4_9_i_i : 8
		q_chunk_V_ret2_9_i_i : 9
		r_V_ret3_9_i_i : 9
		call_ret4_i_i_9 : 10
		q_chunk_V_ret2_i_i_10 : 11
		r_V_ret3_i_i_11 : 11
		call_ret4_10_i_i : 12
		q_chunk_V_ret2_10_i_s : 13
		r_V_ret3_10_i_i : 13
		call_ret4_11_i_i : 14
		q_chunk_V_ret2_11_i_s : 15
		new_mant_V_1 : 16
		p_Repl2_s : 17
		p_Result_s : 18
		out : 19
		StgValue_106 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |        grp_lut_div3_chunk_fu_127       |    0    |   1638  |
|          |        grp_lut_div3_chunk_fu_134       |    0    |   1638  |
|          |        grp_lut_div3_chunk_fu_140       |    0    |   1638  |
|   call   |        grp_lut_div3_chunk_fu_146       |    0    |   1638  |
|          |        grp_lut_div3_chunk_fu_152       |    0    |   1638  |
|          |        grp_lut_div3_chunk_fu_158       |    0    |   1638  |
|          | call_ret4_10_i_i_lut_div3_chunk_fu_164 |    0    |   1638  |
|          | call_ret4_11_i_i_lut_div3_chunk_fu_170 |    0    |   1638  |
|----------|----------------------------------------|---------|---------|
|          |        shift_V_cast_cast_fu_264        |    0    |    11   |
|          |          p_new_exp_V_1_fu_290          |    0    |    11   |
|          |            p_Repl2_1_fu_304            |    0    |    11   |
|  select  |            shift_V_2_fu_370            |    0    |    11   |
|          |            shift_V_3_fu_378            |    0    |    11   |
|          |            shift_V_4_fu_398            |    0    |    11   |
|          |              xf_V_1_fu_414             |    0    |    53   |
|          |              xf_V_3_fu_450             |    0    |    55   |
|----------|----------------------------------------|---------|---------|
|   lshr   |              r_V_3_fu_434              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|    shl   |              r_V_4_fu_444              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_346            |    0    |    18   |
|          |               xf_V_fu_458              |    0    |    62   |
|----------|----------------------------------------|---------|---------|
|          |              tmp_1_fu_272              |    0    |    13   |
|          |              tmp_2_fu_278              |    0    |    13   |
|   icmp   |              tmp_4_fu_312              |    0    |    13   |
|          |              tmp_5_fu_318              |    0    |    13   |
|          |               icmp_fu_334              |    0    |    13   |
|----------|----------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_284           |    0    |    18   |
|          |             shift_V_fu_340             |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|    or    |              tmp_7_fu_298              |    0    |    6    |
|          |        sel_tmp3_demorgan_fu_352        |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    xor   |             sel_tmp3_fu_358            |    0    |    6    |
|          |             sel_tmp7_fu_386            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    and   |             sel_tmp4_fu_364            |    0    |    6    |
|          |             sel_tmp8_fu_392            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|   read   |           in_read_read_fu_112          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_176               |    0    |    0    |
|          |               grp_fu_181               |    0    |    0    |
|          |               grp_fu_185               |    0    |    0    |
|          |               grp_fu_190               |    0    |    0    |
|          |               grp_fu_194               |    0    |    0    |
|          |               grp_fu_199               |    0    |    0    |
|          |               grp_fu_203               |    0    |    0    |
|extractvalue|               grp_fu_208               |    0    |    0    |
|          |               grp_fu_212               |    0    |    0    |
|          |               grp_fu_217               |    0    |    0    |
|          |               grp_fu_221               |    0    |    0    |
|          |       q_chunk_V_ret2_5_i_i_fu_608      |    0    |    0    |
|          |      q_chunk_V_ret2_10_i_s_fu_612      |    0    |    0    |
|          |         r_V_ret3_10_i_i_fu_616         |    0    |    0    |
|          |      q_chunk_V_ret2_11_i_s_fu_621      |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_230            |    0    |    0    |
|          |               tmp_fu_256               |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_exp_V_fu_238            |    0    |    0    |
|          |              tmp_8_fu_324              |    0    |    0    |
|          |           p_Result_i_i_fu_464          |    0    |    0    |
|          |         p_Result_22_i_i_fu_479         |    0    |    0    |
|          |        p_Result_22_1_i_i_fu_490        |    0    |    0    |
|          |        p_Result_22_2_i_i_fu_501        |    0    |    0    |
|          |        p_Result_22_3_i_i_fu_512        |    0    |    0    |
|partselect|        p_Result_22_4_i_i_fu_523        |    0    |    0    |
|          |        p_Result_22_5_i_i_fu_534        |    0    |    0    |
|          |        p_Result_22_6_i_i_fu_544        |    0    |    0    |
|          |        p_Result_22_7_i_i_fu_554        |    0    |    0    |
|          |        p_Result_22_8_i_i_fu_564        |    0    |    0    |
|          |        p_Result_22_9_i_i_fu_574        |    0    |    0    |
|          |        p_Result_22_i_i_8_fu_584        |    0    |    0    |
|          |        p_Result_22_10_i_i_fu_594       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            new_mant_V_fu_248           |    0    |    0    |
|          |              tmp_9_fu_604              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           xf_V_5_cast_fu_252           |    0    |    0    |
|          |              p_cast_fu_422             |    0    |    0    |
|   zext   |              tmp_s_fu_426              |    0    |    0    |
|          |             tmp_cast_fu_430            |    0    |    0    |
|          |            r_V_1_cast_fu_440           |    0    |    0    |
|          |            d_chunk_V_fu_474            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_3_fu_406              |    0    |    0    |
|bitconcatenate|           new_mant_V_1_fu_625          |    0    |    0    |
|          |            p_Result_s_fu_651           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |  13815  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     new_mant_V_reg_668     |   52   |
|      p_Repl2_1_reg_677     |   11   |
|      p_Repl2_2_reg_663     |    1   |
|      p_Repl2_s_reg_118     |   52   |
| p_Result_22_10_i_i_reg_742 |    4   |
|  p_Result_22_5_i_i_reg_712 |    4   |
|  p_Result_22_6_i_i_reg_717 |    4   |
|  p_Result_22_7_i_i_reg_722 |    4   |
|  p_Result_22_8_i_i_reg_727 |    4   |
|  p_Result_22_9_i_i_reg_732 |    4   |
|  p_Result_22_i_i_8_reg_737 |    4   |
|q_chunk_V_ret2_1_i_i_reg_687|    4   |
|q_chunk_V_ret2_2_i_i_reg_692|    4   |
|q_chunk_V_ret2_3_i_i_reg_697|    4   |
|q_chunk_V_ret2_4_i_i_reg_702|    4   |
| q_chunk_V_ret2_i_i_reg_682 |    4   |
|   r_V_ret3_4_i_i_reg_707   |    2   |
|        tmp_1_reg_673       |    1   |
|        tmp_9_reg_747       |    4   |
+----------------------------+--------+
|            Total           |   171  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_127 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_127 |  p2  |   2  |   2  |    4   ||    9    |
| grp_lut_div3_chunk_fu_134 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_140 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_146 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_152 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_158 |  p1  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   52   ||  7.427  ||    63   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13815 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   63   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   171  |  13878 |
+-----------+--------+--------+--------+
