#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 19 03:32:30 2020
# Process ID: 2083
# Current directory: /home/ahish/Sem-4/proc
# Command line: vivado
# Log file: /home/ahish/Sem-4/proc/vivado.log
# Journal file: /home/ahish/Sem-4/proc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahish/Sem-4/proc/execute/execute.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6609.438 ; gain = 176.246 ; free physical = 1247 ; free virtual = 5083
update_compile_order -fileset sources_1
launch_runs synth_1
[Wed Feb 19 03:54:07 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: execute_unit
INFO: [Device 21-403] Loading part xc7z100ffg1156-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:05 . Memory (MB): peak = 7169.004 ; gain = 215.594 ; free physical = 806 ; free virtual = 4565
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:175]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (1#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:119]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (2#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (3#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (4#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (5#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (6#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (8#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:07 . Memory (MB): peak = 7210.941 ; gain = 257.531 ; free physical = 840 ; free virtual = 4599
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:07 . Memory (MB): peak = 7225.785 ; gain = 272.375 ; free physical = 836 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:07 . Memory (MB): peak = 7225.785 ; gain = 272.375 ; free physical = 836 ; free virtual = 4595
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7225.785 ; gain = 0.000 ; free physical = 829 ; free virtual = 4588
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7357.516 ; gain = 0.000 ; free physical = 748 ; free virtual = 4508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:05 ; elapsed = 00:00:13 . Memory (MB): peak = 7407.480 ; gain = 454.070 ; free physical = 664 ; free virtual = 4430
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 7407.480 ; gain = 755.105 ; free physical = 664 ; free virtual = 4430
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg1156-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7407.480 ; gain = 0.000 ; free physical = 767 ; free virtual = 4535
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7407.480 ; gain = 0.000 ; free physical = 704 ; free virtual = 4472
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: execute_unit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7813.637 ; gain = 84.898 ; free physical = 114 ; free virtual = 3824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:175]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (1#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:119]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (2#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (3#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (4#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (5#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (6#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (8#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7859.574 ; gain = 130.836 ; free physical = 216 ; free virtual = 3874
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7874.418 ; gain = 145.680 ; free physical = 219 ; free virtual = 3877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7874.418 ; gain = 145.680 ; free physical = 219 ; free virtual = 3877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7874.418 ; gain = 0.000 ; free physical = 211 ; free virtual = 3870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7981.203 ; gain = 0.000 ; free physical = 139 ; free virtual = 3797
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7997.211 ; gain = 268.473 ; free physical = 138 ; free virtual = 3750
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7997.211 ; gain = 268.473 ; free physical = 138 ; free virtual = 3750
