INFO-FLOW: Workspace E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1 opened at Sun Feb 21 21:04:07 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.193 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.275 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.281 sec.
Command     ap_source done; 0.281 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.479 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./sha256_hls/solution1/directives.tcl 
Execute     set_directive_pipeline _hash/_hash_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline _hash/_hash_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll sha256_hash/sha256_hash_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256_done/sha256_done_label3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline sha256_done/sha256_done_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/sha256.c as C
Execute       get_default_platform 
Execute       is_encrypted src/sha256.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/sha256.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E src/sha256.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c
Command       clang done; 1.275 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.114 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c"  -o "E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.288 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c std=gnu89 -directive=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c std=gnu89 -directive=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.129 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sha256.pp.0.c.diag.yml E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sha256.pp.0.c.out.log 2> E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sha256.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/tidy-3.1.sha256.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/tidy-3.1.sha256.pp.0.c.out.log 2> E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/tidy-3.1.sha256.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.sha256.pp.0.c.out.log 2> E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.sha256.pp.0.c.err.log 
Command         ap_eval done; 0.106 sec.
Command       tidy_31 done; 0.267 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.124 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.bc
Command       clang done; 1.266 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.g.bc -hls-opt -except-internalize sha256 -LD:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.349 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.156 ; gain = 18.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.156 ; gain = 18.246
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.pp.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.751 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha256 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.0.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.172 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.160 ; gain = 20.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.1.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
Command         transform done; 0.276 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.043 ; gain = 21.133
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.g.1.bc to E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.1.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_hash_label2' (src/sha256.c:156) in function 'sha256_hash': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:238) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:240) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
Command         transform done; 1.311 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
Command         transform done; 0.424 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 127.074 ; gain = 42.164
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.2.bc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'hash' (src/sha256.c:214:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data' (src/sha256.c:158:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 1.262 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 151.355 ; gain = 66.445
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.329 sec.
Command     elaborate done; 11.436 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
Execute       ap_set_top_model sha256 
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
Execute       get_model_list sha256 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha256 
Execute       preproc_iomode -model sha256_done 
Execute       preproc_iomode -model sha256_hash 
Execute       preproc_iomode -model _hash 
Execute       get_model_list sha256 -filter all-wo-channel 
INFO-FLOW: Model list for configure: _hash sha256_hash sha256_done sha256
INFO-FLOW: Configuring Module : _hash ...
Execute       set_default_model _hash 
Execute       apply_spec_resource_limit _hash 
INFO-FLOW: Configuring Module : sha256_hash ...
Execute       set_default_model sha256_hash 
Execute       apply_spec_resource_limit sha256_hash 
INFO-FLOW: Configuring Module : sha256_done ...
Execute       set_default_model sha256_done 
Execute       apply_spec_resource_limit sha256_done 
INFO-FLOW: Configuring Module : sha256 ...
Execute       set_default_model sha256 
Execute       apply_spec_resource_limit sha256 
INFO-FLOW: Model list for preprocess: _hash sha256_hash sha256_done sha256
INFO-FLOW: Preprocessing Module: _hash ...
Execute       set_default_model _hash 
Execute       cdfg_preprocess -model _hash 
Execute       rtl_gen_preprocess _hash 
INFO-FLOW: Preprocessing Module: sha256_hash ...
Execute       set_default_model sha256_hash 
Execute       cdfg_preprocess -model sha256_hash 
Execute       rtl_gen_preprocess sha256_hash 
INFO-FLOW: Preprocessing Module: sha256_done ...
Execute       set_default_model sha256_done 
Execute       cdfg_preprocess -model sha256_done 
Execute       rtl_gen_preprocess sha256_done 
INFO-FLOW: Preprocessing Module: sha256 ...
Execute       set_default_model sha256 
Execute       cdfg_preprocess -model sha256 
Execute       rtl_gen_preprocess sha256 
WARNING: [SYN 201-107] Renaming port name 'sha256/INPUT' to 'sha256/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sha256/OUTPUT' to 'sha256/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: _hash sha256_hash sha256_done sha256
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _hash 
Execute       schedule -model _hash 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_104_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_44', src/sha256.c:127) and 'xor' operation ('tmp_105_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_40', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.955 sec.
INFO: [HLS 200-111]  Elapsed time: 14.343 seconds; current allocated memory: 110.847 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.verbose.sched.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.sched.adb -f 
INFO-FLOW: Finish scheduling _hash.
Execute       set_default_model _hash 
Execute       bind -model _hash 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=_hash
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 111.588 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.verbose.bind.rpt -verbose -f 
Command       report done; 0.301 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding _hash.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_hash 
Execute       schedule -model sha256_hash 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 111.848 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_hash.
Execute       set_default_model sha256_hash 
Execute       bind -model sha256_hash 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sha256_hash
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 112.215 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.verbose.bind.rpt -verbose -f 
Command       report done; 0.244 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.bind.adb -f 
INFO-FLOW: Finish binding sha256_hash.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_done 
Execute       schedule -model sha256_done 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.376 sec.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 112.751 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.verbose.sched.rpt -verbose -f 
Command       report done; 0.181 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_done.
Execute       set_default_model sha256_done 
Execute       bind -model sha256_done 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sha256_done
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.228 sec.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 113.412 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.verbose.bind.rpt -verbose -f 
Command       report done; 0.413 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding sha256_done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256 
Execute       schedule -model sha256 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 113.610 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.sched.adb -f 
INFO-FLOW: Finish scheduling sha256.
Execute       set_default_model sha256 
Execute       bind -model sha256 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sha256
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.404 sec.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 113.832 MB.
Execute       report -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.verbose.bind.rpt -verbose -f 
Command       report done; 0.548 sec.
Execute       db_write -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.bind.adb -f 
INFO-FLOW: Finish binding sha256.
Execute       get_model_list sha256 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess _hash 
Execute       rtl_gen_preprocess sha256_hash 
Execute       rtl_gen_preprocess sha256_done 
Execute       rtl_gen_preprocess sha256 
INFO-FLOW: Model list for RTL generation: _hash sha256_hash sha256_done sha256
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model _hash -vendor xilinx -mg_file E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 115.349 MB.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       gen_rtl _hash -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/systemc/p_hash -synmodules _hash sha256_hash sha256_done sha256 
Execute       gen_rtl _hash -style xilinx -f -lang vhdl -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/vhdl/p_hash 
Execute       gen_rtl _hash -style xilinx -f -lang vlog -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/verilog/p_hash 
Execute       gen_tb_info _hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash -p E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db 
Execute       report -model _hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/p_hash_csynth.rpt -f 
Execute       report -model _hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/p_hash_csynth.xml -f -x 
Execute       report -model _hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.verbose.rpt -verbose -f 
Command       report done; 0.324 sec.
Execute       db_write -model _hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.adb -f 
Command       db_write done; 0.169 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sha256_hash -vendor xilinx -mg_file E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 116.671 MB.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_hash -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/systemc/sha256_hash -synmodules _hash sha256_hash sha256_done sha256 
Execute       gen_rtl sha256_hash -style xilinx -f -lang vhdl -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/vhdl/sha256_hash 
Execute       gen_rtl sha256_hash -style xilinx -f -lang vlog -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/verilog/sha256_hash 
Execute       gen_tb_info sha256_hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash -p E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db 
Execute       report -model sha256_hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_hash_csynth.rpt -f 
Execute       report -model sha256_hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_hash_csynth.xml -f -x 
Execute       report -model sha256_hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.verbose.rpt -verbose -f 
Command       report done; 0.205 sec.
Execute       db_write -model sha256_hash -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sha256_done -vendor xilinx -mg_file E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 118.065 MB.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_done -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/systemc/sha256_done -synmodules _hash sha256_hash sha256_done sha256 
Execute       gen_rtl sha256_done -style xilinx -f -lang vhdl -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/vhdl/sha256_done 
Execute       gen_rtl sha256_done -style xilinx -f -lang vlog -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/verilog/sha256_done 
Execute       gen_tb_info sha256_done -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done -p E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db 
Execute       report -model sha256_done -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_done_csynth.rpt -f 
Execute       report -model sha256_done -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_done_csynth.xml -f -x 
Execute       report -model sha256_done -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.verbose.rpt -verbose -f 
Command       report done; 0.365 sec.
Execute       db_write -model sha256_done -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.adb -f 
Command       db_write done; 0.166 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sha256 -vendor xilinx -mg_file E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'msg', 'len' and 'hash' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 119.825 MB.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/systemc/sha256 -synmodules _hash sha256_hash sha256_done sha256 
Execute       gen_rtl sha256 -istop -style xilinx -f -lang vhdl -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/vhdl/sha256 
Execute       gen_rtl sha256 -istop -style xilinx -f -lang vlog -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/verilog/sha256 
Execute       export_constraint_db -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl -f -tool general 
Execute       report -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.design.xml -verbose -f -dv 
Command       report done; 0.306 sec.
Execute       report -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256 -p E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db 
Execute       report -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_csynth.rpt -f 
Execute       report -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/syn/report/sha256_csynth.xml -f -x 
Execute       report -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.verbose.rpt -verbose -f 
Command       report done; 0.49 sec.
Execute       db_write -model sha256 -o E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.adb -f 
Execute       sc_get_clocks sha256 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain sha256 
INFO-FLOW: Model list for RTL component generation: _hash sha256_hash sha256_done sha256
INFO-FLOW: Handling components in module [p_hash] ... 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
INFO-FLOW: Found component p_hash_K.
INFO-FLOW: Append model p_hash_K
INFO-FLOW: Found component p_hash_W.
INFO-FLOW: Append model p_hash_W
INFO-FLOW: Handling components in module [sha256_hash] ... 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
INFO-FLOW: Handling components in module [sha256_done] ... 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
INFO-FLOW: Found component sha256_done_hash_bkb.
INFO-FLOW: Append model sha256_done_hash_bkb
INFO-FLOW: Handling components in module [sha256] ... 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO-FLOW: Found component sha256_sha256_buf.
INFO-FLOW: Append model sha256_sha256_buf
INFO-FLOW: Found component sha256_ctrl_bus_s_axi.
INFO-FLOW: Append model sha256_ctrl_bus_s_axi
INFO-FLOW: Found component sha256_INPUT_r_m_axi.
INFO-FLOW: Append model sha256_INPUT_r_m_axi
INFO-FLOW: Found component sha256_OUTPUT_r_m_axi.
INFO-FLOW: Append model sha256_OUTPUT_r_m_axi
INFO-FLOW: Append model p_hash
INFO-FLOW: Append model sha256_hash
INFO-FLOW: Append model sha256_done
INFO-FLOW: Append model sha256
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: p_hash_K p_hash_W sha256_done_hash_bkb sha256_sha256_buf sha256_ctrl_bus_s_axi sha256_INPUT_r_m_axi sha256_OUTPUT_r_m_axi p_hash sha256_hash sha256_done sha256
INFO-FLOW: To file: write model p_hash_K
INFO-FLOW: To file: write model p_hash_W
INFO-FLOW: To file: write model sha256_done_hash_bkb
INFO-FLOW: To file: write model sha256_sha256_buf
INFO-FLOW: To file: write model sha256_ctrl_bus_s_axi
INFO-FLOW: To file: write model sha256_INPUT_r_m_axi
INFO-FLOW: To file: write model sha256_OUTPUT_r_m_axi
INFO-FLOW: To file: write model p_hash
INFO-FLOW: To file: write model sha256_hash
INFO-FLOW: To file: write model sha256_done
INFO-FLOW: To file: write model sha256
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.169 sec.
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.255 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.261 sec.
Command       ap_source done; 0.262 sec.
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
Execute         source ./ctrl_bus.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.251 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.238 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.243 sec.
Command       ap_source done; 0.243 sec.
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sha256 xml_exists=0
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=2
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
Execute       sc_get_clocks sha256 
Execute       source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 179.875 ; gain = 94.965
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
Command     autosyn done; 11.446 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 22.906 sec.
Command ap_source done; 23.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1 opened at Sun Feb 21 21:43:15 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.18 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.265 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.27 sec.
Command     ap_source done; 0.272 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.501 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.176 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.258 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.263 sec.
Command     ap_source done; 0.265 sec.
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.173 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.25 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.254 sec.
Command     ap_source done; 0.254 sec.
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sha256 xml_exists=1
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/p_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_hash.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256_done.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.compgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=2
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.rtl_wrap.cfg.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.constraint.tcl 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/sha256.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.168 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.244 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.249 sec.
Command     ap_source done; 0.25 sec.
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/impl/ip/pack.bat
Command   export_design done; 19.994 sec.
Command ap_source done; 20.504 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1 opened at Tue Feb 23 17:55:27 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.209 sec.
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.32 sec.
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.327 sec.
Command     ap_source done; 0.328 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.108 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.587 sec.
Execute   csim_design -O -clean -quiet 
Execute     source E:/My_File/study/SHA256-FPGA-HLS/sha256_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/My_File/study/SHA256-FPGA-HLS/src/sha256_test.c 
Execute     is_xip E:/My_File/study/SHA256-FPGA-HLS/src/sha256_test.c 
Execute     is_encrypted E:/My_File/study/SHA256-FPGA-HLS/src/sha256.c 
Execute     is_xip E:/My_File/study/SHA256-FPGA-HLS/src/sha256.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.381 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.269 sec.
Command ap_source done; 19.863 sec.
Execute cleanup_all 
