INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheController
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'memRead' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:101]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'CLA_read' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:102]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'CLA_write' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:103]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'CLA_write' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:148]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'up' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:150]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'memWrite' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:164]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'CLA_read' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:165]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'up' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:166]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'memRead' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:181]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'memWrite' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:182]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'CLA_write' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:184]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'up' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:186]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'up' [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheController1.sv:200]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/CacheLineAdapter1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheLineAdapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/MUX_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/SinglePortDelayMemory1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePortDelayMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-2938] 'L1_sel' is already implicitly declared on line 50 [C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/Top.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sources_1/new/myCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Advika Deodhar/Downloads/DelasaCache/Lab_3/Lab_3.srcs/sim_1/new/Top_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Sim
