INTSTYLE=ise
INFILE=D:\GitHub\FPGA_Pulsed_ADC\SPARTAN_PROJ_ISE\Top_Design.ncd
OUTFILE=D:\GitHub\FPGA_Pulsed_ADC\SPARTAN_PROJ_ISE\Top_Design.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=D:\GitHub\FPGA_Pulsed_ADC\SPARTAN_PROJ_ISE
LICENSE=WebPack
USER_INFO=__0_0_0
