<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='192' ll='194' type='bool llvm::SlotIndex::operator&gt;=(llvm::SlotIndex other) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='265' u='c' c='_ZN4llvm9LiveRange9advanceToEPNS0_7SegmentENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='273' u='c' c='_ZNK4llvm9LiveRange9advanceToEPKNS0_7SegmentENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='390' u='c' c='_ZNK4llvm9LiveRange9expiredAtENS_9SlotIndexE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='190'>/// Compare two SlotIndex objects. Return true if the first index
    /// is greater than, or equal to, the second.</doc>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='169' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='182' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='217' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='220' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='234' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='237' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='354' u='c' c='_ZN4llvm9LiveRange4findENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1221' u='c' c='_ZN4llvm16LiveRangeUpdater3addENS_9LiveRange7SegmentE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='760' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='788' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1242' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1303' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2182' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2206' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='749' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2844' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2934' u='c' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2948' u='c' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3680' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer32checkMergingChangesDbgValuesImplEN4llvm8RegisterERNS1_9LiveRangeES4_RNS_8JoinValsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1234' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='231' u='c' c='_ZN4llvm13SplitAnalysis17calcLiveBlockInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='261' u='c' c='_ZN4llvm13SplitAnalysis17calcLiveBlockInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='884' u='c' c='_ZN4llvm11SplitEditor16removeBackCopiesERNS_15SmallVectorImplIPNS_6VNInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1212' u='c' c='_ZN4llvm11SplitEditor14transferValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1728' u='c' c='_ZN4llvm11SplitEditor15splitRegInBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='300' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
