use crate::prelude_dev::*;

pub fn index_select_cpu_serial<T, D>(
    c: &mut [MaybeUninit<T>],
    lc: &Layout<D>,
    a: &[T],
    la: &Layout<D>,
    axis: usize,
    indices: &[usize],
) -> Result<()>
where
    T: Clone,
    D: DimAPI + DimSmallerOneAPI,
    D::SmallerOne: DimAPI,
{
    // This function need to handle two kind of cases:
    //
    // 1. Indexed axis is contiguous
    //
    // In this case, all other axes are iterated in general manner, and let the
    // indexed axis perform `c[...][i] = a[...][indices[i]]` by the inner iteration.
    //
    // 2. Indexed axis is not contiguous
    //
    // In this case, we just perform `c[i] = a[indices[i]]` at outer iteration.

    // basic check
    let ndim = lc.ndim();
    rstsr_assert_eq!(ndim, la.ndim(), InvalidLayout, "Input and output ndim should same.")?;
    rstsr_check_axis!(axis as isize, ndim)?;
    rstsr_assert_eq!(lc.shape()[axis], indices.len(), InvalidLayout, "Invalid index length.")?;
    // empty indices select nothing; the `unwrap_or(0)` sentinel would test 0
    // against an empty axis (regression 2026-10-06)
    if let Some(&max_index) = indices.iter().max() {
        rstsr_pattern!(max_index, 0..la.shape()[axis], IndexError, "Index out of range.")?;
    }

    // determine how iteration should be performed
    let axis_contig_c = lc.stride()[axis] == 1;
    let size_indices = indices.len();

    if axis_contig_c {
        let lc_rest = lc.clone().dim_chop(axis as isize)?;
        let la_rest = la.clone().dim_chop(axis as isize)?;
        let layouts_rest = translate_to_col_major(&[&lc_rest, &la_rest], TensorIterOrder::K)?;
        let lc_rest = &layouts_rest[0];
        let la_rest = &layouts_rest[1];

        let axis_contig_a = la.stride()[axis] == 1;
        if axis_contig_a {
            // both axis are contiguous
            let func = |(idx_c, idx_a): (usize, usize)| {
                (0..size_indices).for_each(|idx| {
                    c[idx_c + idx].write(a[idx_a + indices[idx]].clone());
                });
            };
            layout_col_major_dim_dispatch_2(lc_rest, la_rest, func)
        } else {
            let axis_stride_a = la.stride()[axis];
            let func = |(idx_c, idx_a): (usize, usize)| {
                (0..size_indices).for_each(|idx| {
                    let idx_a_out = idx_a as isize + axis_stride_a * indices[idx] as isize;
                    c[idx_c + idx].write(a[idx_a_out as usize].clone());
                });
            };
            layout_col_major_dim_dispatch_2(lc_rest, la_rest, func)
        }
    } else {
        (0..size_indices).try_for_each(|idx| {
            let lc_selected = lc.dim_select(axis as isize, idx as isize)?;
            let la_selected = la.dim_select(axis as isize, indices[idx] as isize)?;
            assign_uninit_cpu_serial(c, &lc_selected, a, &la_selected)
        })
    }
}

/// Scatter (inverse of [`index_select_cpu_serial`]): write `value` (at the
/// selection shape — the input shape with `axis` of length `indices.len()`)
/// into `a` along `axis` at `indices`, casting `TA` to `TC`.
///
/// Each selected slice is written by the element-wise promoted assign; duplicate
/// indices write the same slice more than once (last write wins).
pub fn index_put_promote_cpu_serial<TC, TA>(
    a: &mut [TC],
    la: &Layout<IxD>,
    axis: usize,
    indices: &[usize],
    value: &[TA],
    lvalue: &Layout<IxD>,
) -> Result<()>
where
    TC: Clone,
    TA: Clone + DTypeCastAPI<TC>,
{
    for (k, &sel) in indices.iter().enumerate() {
        let la_selected = la.dim_select(axis as isize, sel as isize)?;
        let lv_selected = lvalue.dim_select(axis as isize, k as isize)?;
        assign_promote_cpu_serial(a, &la_selected, value, &lv_selected)?;
    }
    Ok(())
}
