5 18 1fd81 6 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.vcd) 2 -o (dly_assign1.cdd) 2 -v (dly_assign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 dly_assign1.v 1 27 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 1 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 dly_assign1.v 5 10 1 
2 3 6 6 6 20002 1 0 1008 0 0 32 48 1 0
2 4 6 6 6 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 7 7 7 c000f 1 0 21004 0 0 1 16 0 0
2 6 7 7 7 80008 0 1 1410 0 0 1 1 a
2 7 7 7 7 8000f 1 37 16 5 6
2 8 8 8 8 c000c 0 1 1010 0 0 1 1 c
2 9 8 8 8 80008 1 1 1018 0 0 1 1 b
2 10 8 8 8 8000c 1 9 1138 8 9 1 18 0 1 1 0 0 0
2 11 8 8 8 60006 0 0 1010 0 0 32 48 5 0
2 12 8 8 8 50006 0 2c 9028 11 0 1 18 0 1 0 0 0 0
2 13 8 8 8 5000c 2 56 1030 10 12 1 18 0 1 0 0 0 0
2 14 8 8 8 10001 0 1 1410 0 0 1 1 a
2 15 8 8 8 1000c 2 55 12 13 14
2 16 9 9 9 50008 1 0 21008 0 0 1 16 1 0
2 17 9 9 9 10001 0 1 1410 0 0 1 1 c
2 18 9 9 9 10008 1 37 1a 16 17
4 4 11 7 0 4
4 7 0 15 15 4
4 15 0 18 0 4
4 18 0 0 0 4
3 1 main.u$1 "main.u$1" 0 dly_assign1.v 12 16 1 
2 19 13 13 13 50008 1 0 21008 0 0 1 16 1 0
2 20 13 13 13 10001 0 1 1410 0 0 1 1 b
2 21 13 13 13 10008 1 37 1a 19 20
2 22 14 14 14 20002 1 0 1008 0 0 32 48 2 0
2 23 14 14 14 10002 2 2c 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 25 15 15 15 10001 0 1 1410 0 0 1 1 b
2 26 15 15 15 10008 1 37 16 24 25
4 21 11 23 23 21
4 23 0 26 0 21
4 26 0 0 0 21
3 1 main.u$2 "main.u$2" 0 dly_assign1.v 18 25 1 
