// Seed: 3615364730
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6
);
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    output supply0 id_0,
    input  supply0 _id_1,
    input  supply0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = id_2;
  wire id_6;
  parameter id_7 = 1;
  wire [id_1 : -1 'b0] id_8;
endmodule
