{"0.9.1":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"http://shtaxxx.github.io/Pyverilog/","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"http://shtaxxx.github.io/Pyverilog/"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/0.9.1/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"0.9.1","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"ab8e4f0b3ddd145dba52062041b0aa5c602b622cbd36f9fa8afc4d44c2087d28","md5":"9856879f96616de42a80775c3c6c0ab5","sha256":"2bebce94d6164498d3dd0cb141b102c000c1cca1a9d3ec393bd8675e9ed4ff2c"},"downloads":-1,"filename":"pyverilog-0.9.1.tar.gz","has_sig":false,"md5_digest":"9856879f96616de42a80775c3c6c0ab5","packagetype":"sdist","python_version":"source","requires_python":null,"size":117607,"upload_time":"2014-11-10T11:25:46","upload_time_iso_8601":"2014-11-10T11:25:46.209985Z","url":"https://files.pythonhosted.org/packages/ab/8e/4f0b3ddd145dba52062041b0aa5c602b622cbd36f9fa8afc4d44c2087d28/pyverilog-0.9.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.9.2":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"http://shtaxxx.github.io/Pyverilog/","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"http://shtaxxx.github.io/Pyverilog/"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/0.9.2/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"0.9.2","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"4e37385ad837e527de66d6667bd1fa4090bdf002dd306f991a683302a229ce9a","md5":"19a3a6a192982cf9a3d9e771e74a483f","sha256":"02aad9bd44affe436ce52976b27931ad0ba43c09cb21a612b508557c736341f8"},"downloads":-1,"filename":"pyverilog-0.9.2.tar.gz","has_sig":false,"md5_digest":"19a3a6a192982cf9a3d9e771e74a483f","packagetype":"sdist","python_version":"source","requires_python":null,"size":118856,"upload_time":"2015-02-07T04:51:12","upload_time_iso_8601":"2015-02-07T04:51:12.505795Z","url":"https://files.pythonhosted.org/packages/4e/37/385ad837e527de66d6667bd1fa4090bdf002dd306f991a683302a229ce9a/pyverilog-0.9.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.9.3":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"http://shtaxxx.github.io/Pyverilog/","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"http://shtaxxx.github.io/Pyverilog/"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/0.9.3/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"0.9.3","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"7aa66d1e8d78bf82b870ba5734602d6b0792837e55f3aded4bff0f5f3ef302a9","md5":"463c213425faa8eea7c6a7ca9a78fe8b","sha256":"5cd2d06a855ba684ee5c9089b467e3460e9c945bb58a0596e53519e25b2963f2"},"downloads":-1,"filename":"pyverilog-0.9.3.tar.gz","has_sig":false,"md5_digest":"463c213425faa8eea7c6a7ca9a78fe8b","packagetype":"sdist","python_version":"source","requires_python":null,"size":123309,"upload_time":"2015-05-23T02:06:32","upload_time_iso_8601":"2015-05-23T02:06:32.687520Z","url":"https://files.pythonhosted.org/packages/7a/a6/6d1e8d78bf82b870ba5734602d6b0792837e55f3aded4bff0f5f3ef302a9/pyverilog-0.9.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.9.5":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"http://shtaxxx.github.io/Pyverilog/","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"http://shtaxxx.github.io/Pyverilog/"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/0.9.5/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"0.9.5","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"4660a91affae8d1affd79b20531f80464e74434a0ed870b3369d3d70c70e524a","md5":"5ff6c87e3fca9a636116376fa3bc9251","sha256":"4b88f15d575d9e1663a6883837bed65b0286c9fa1df6eb9b6603be8fe01734c7"},"downloads":-1,"filename":"pyverilog-0.9.5.tar.gz","has_sig":false,"md5_digest":"5ff6c87e3fca9a636116376fa3bc9251","packagetype":"sdist","python_version":"source","requires_python":null,"size":124121,"upload_time":"2015-06-21T16:59:04","upload_time_iso_8601":"2015-06-21T16:59:04.679347Z","url":"https://files.pythonhosted.org/packages/46/60/a91affae8d1affd79b20531f80464e74434a0ed870b3369d3d70c70e524a/pyverilog-0.9.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.9.6":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/0.9.6/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"0.9.6","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"2e32bc4847b323cefd360f27ad7496f800ea21da4cb8bcabdec4af31304a4120","md5":"1221113d4904973da10d7e6653ac041a","sha256":"cdb36aee241e6b1f17101a4a9008fad9cd98cbad72b2d55f4718083439a3e90b"},"downloads":-1,"filename":"pyverilog-0.9.6.tar.gz","has_sig":false,"md5_digest":"1221113d4904973da10d7e6653ac041a","packagetype":"sdist","python_version":"source","requires_python":null,"size":121159,"upload_time":"2015-08-18T18:05:50","upload_time_iso_8601":"2015-08-18T18:05:50.674892Z","url":"https://files.pythonhosted.org/packages/2e/32/bc4847b323cefd360f27ad7496f800ea21da4cb8bcabdec4af31304a4120/pyverilog-0.9.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.0":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.0/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.0","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"365321604ae9985ec4a61feb4702859fe22e243c463891fa035946e929dc8ffc","md5":"a70fc0c45d626607c11eeb59d817c633","sha256":"2d45c39f077653f27af2bb8a2a829a0ad19f287f8676814965b012b2f1eb79c2"},"downloads":-1,"filename":"pyverilog-1.0.0.tar.gz","has_sig":false,"md5_digest":"a70fc0c45d626607c11eeb59d817c633","packagetype":"sdist","python_version":"source","requires_python":null,"size":300270,"upload_time":"2015-10-29T11:17:19","upload_time_iso_8601":"2015-10-29T11:17:19.241864Z","url":"https://files.pythonhosted.org/packages/36/53/21604ae9985ec4a61feb4702859fe22e243c463891fa035946e929dc8ffc/pyverilog-1.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.1":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.1/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.1","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"8672de80d0b2ad711c555f1b02391a2d2828a385c94bbad2e1851d69d4e231b3","md5":"b15349ecbac9e0a050ec4010579c3675","sha256":"333614df9300bd15d6d33f915c6090bff1cfcb38a646e1ffb10d3e68be368a09"},"downloads":-1,"filename":"pyverilog-1.0.1.tar.gz","has_sig":false,"md5_digest":"b15349ecbac9e0a050ec4010579c3675","packagetype":"sdist","python_version":"source","requires_python":null,"size":298249,"upload_time":"2015-10-31T17:37:02","upload_time_iso_8601":"2015-10-31T17:37:02.578345Z","url":"https://files.pythonhosted.org/packages/86/72/de80d0b2ad711c555f1b02391a2d2828a385c94bbad2e1851d69d4e231b3/pyverilog-1.0.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.2":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.2/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.2","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"531414d7a63f0a32f157d8663fe576f4c3f3ec7a30de468be03d9f9ec27f5c80","md5":"16a774b636ebe642ea80a0f729931779","sha256":"eaf6f7af10b644bb5ed413cae63bdfe06e55886277b43937e343ae2bf302455d"},"downloads":-1,"filename":"pyverilog-1.0.2.tar.gz","has_sig":false,"md5_digest":"16a774b636ebe642ea80a0f729931779","packagetype":"sdist","python_version":"source","requires_python":null,"size":158317,"upload_time":"2015-11-19T19:07:10","upload_time_iso_8601":"2015-11-19T19:07:10.379501Z","url":"https://files.pythonhosted.org/packages/53/14/14d7a63f0a32f157d8663fe576f4c3f3ec7a30de468be03d9f9ec27f5c80/pyverilog-1.0.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.3":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.3/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.3","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"52b1ce14c26de507c5655798ae65aea0747b1a64717798a184c968a211e91133","md5":"761efd2ebdffaffb0c82961f2117cc28","sha256":"798bc84f6fd3bc0264418d9234768e28bf26ec2277ba5d979b764d79aeff290c"},"downloads":-1,"filename":"pyverilog-1.0.3.tar.gz","has_sig":false,"md5_digest":"761efd2ebdffaffb0c82961f2117cc28","packagetype":"sdist","python_version":"source","requires_python":null,"size":158472,"upload_time":"2015-11-21T16:46:04","upload_time_iso_8601":"2015-11-21T16:46:04.295931Z","url":"https://files.pythonhosted.org/packages/52/b1/ce14c26de507c5655798ae65aea0747b1a64717798a184c968a211e91133/pyverilog-1.0.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.4":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.4/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.4","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"250b5a886f7b3e34c5240b1268bbeaf7937d25d2c2273223b913b028251971a0","md5":"ac7cb9df18a70b238a5644ba9fb9229b","sha256":"7c211b665aac6cd8f9df42aea5afc4b46113b0d49d5d0878bdf6919bf230e3d9"},"downloads":-1,"filename":"pyverilog-1.0.4.tar.gz","has_sig":false,"md5_digest":"ac7cb9df18a70b238a5644ba9fb9229b","packagetype":"sdist","python_version":"source","requires_python":null,"size":160377,"upload_time":"2015-11-22T15:03:30","upload_time_iso_8601":"2015-11-22T15:03:30.708592Z","url":"https://files.pythonhosted.org/packages/25/0b/5a886f7b3e34c5240b1268bbeaf7937d25d2c2273223b913b028251971a0/pyverilog-1.0.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.5":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.5/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.5","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"02f650a50b3f9522af3721eba0cb30ce1ac2207a2c80f861531889512ed65262","md5":"3289641b3c47fa0cf4364b68aa911f99","sha256":"603ff0e5f838718aca51a2e003e9e0fa113cde219fb6b90044df01f29eb70124"},"downloads":-1,"filename":"pyverilog-1.0.5.tar.gz","has_sig":false,"md5_digest":"3289641b3c47fa0cf4364b68aa911f99","packagetype":"sdist","python_version":"source","requires_python":null,"size":160828,"upload_time":"2016-01-18T05:48:11","upload_time_iso_8601":"2016-01-18T05:48:11.396045Z","url":"https://files.pythonhosted.org/packages/02/f6/50a50b3f9522af3721eba0cb30ce1ac2207a2c80f861531889512ed65262/pyverilog-1.0.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.6":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"shinya.takamaeda_at_gmail_com","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"UNKNOWN","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":null,"maintainer_email":null,"name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"UNKNOWN","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Download":"UNKNOWN","Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.6/","requires_dist":null,"requires_python":null,"summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.6","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"bdc47ca905b8af670fda005be466d54ec730e270d7935e734f6c0186ac914d89","md5":"58aa6898d572505080e4317fe1dc1e4e","sha256":"c1378b7e0b0dc8a8c2dee9f869abf4fdc65bff171a959600c10cf11350452aee"},"downloads":-1,"filename":"pyverilog-1.0.6.tar.gz","has_sig":false,"md5_digest":"58aa6898d572505080e4317fe1dc1e4e","packagetype":"sdist","python_version":"source","requires_python":null,"size":160875,"upload_time":"2016-01-21T09:13:41","upload_time_iso_8601":"2016-01-21T09:13:41.884403Z","url":"https://files.pythonhosted.org/packages/bd/c4/7ca905b8af670fda005be466d54ec730e270d7935e734f6c0186ac914d89/pyverilog-1.0.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.7":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.7/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.7","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"6cd0cfe44f0250b24e5f7dbd28e4fa17d9d1fab0b876eaa9ce7b1a3c3953041a","md5":"02ba863c378913eff20b3db16d70e4e1","sha256":"70ab9ba6104c9d75c1b82d6b34a9c7b9f26c70f22c52127c571d9ee10dcd72d5"},"downloads":-1,"filename":"pyverilog-1.0.7.tar.gz","has_sig":false,"md5_digest":"02ba863c378913eff20b3db16d70e4e1","packagetype":"sdist","python_version":"source","requires_python":null,"size":161858,"upload_time":"2017-04-07T12:27:48","upload_time_iso_8601":"2017-04-07T12:27:48.137526Z","url":"https://files.pythonhosted.org/packages/6c/d0/cfe44f0250b24e5f7dbd28e4fa17d9d1fab0b876eaa9ce7b1a3c3953041a/pyverilog-1.0.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.8":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.8/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.8","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"c9fbee0f9efafad227f912113e321502f679a965509a7f5bb6822807e1c19f80","md5":"b802a3b9613b177861350d2285dad55f","sha256":"12539b4c72bda452cabeb65ba1e830edb22dce40ad16713b0d55dc67526bccb8"},"downloads":-1,"filename":"pyverilog-1.0.8.tar.gz","has_sig":false,"md5_digest":"b802a3b9613b177861350d2285dad55f","packagetype":"sdist","python_version":"source","requires_python":null,"size":161935,"upload_time":"2017-04-10T04:18:46","upload_time_iso_8601":"2017-04-10T04:18:46.929121Z","url":"https://files.pythonhosted.org/packages/c9/fb/ee0f9efafad227f912113e321502f679a965509a7f5bb6822807e1c19f80/pyverilog-1.0.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.9":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.0.9/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.0.9","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"8dc2c2ead1ec11ff2b3f9b7b8fd98be439c427b32709cf52d7cb027e26a3a423","md5":"c1423f374440e372e69ae381310d9653","sha256":"aede564aa04eefb0b04e4aaf3575ae5a97eb74df86cc4c3dcd44fad15d4ae66f"},"downloads":-1,"filename":"pyverilog-1.0.9.tar.gz","has_sig":false,"md5_digest":"c1423f374440e372e69ae381310d9653","packagetype":"sdist","python_version":"source","requires_python":null,"size":162240,"upload_time":"2017-05-02T15:44:50","upload_time_iso_8601":"2017-05-02T15:44:50.832472Z","url":"https://files.pythonhosted.org/packages/8d/c2/c2ead1ec11ff2b3f9b7b8fd98be439c427b32709cf52d7cb027e26a3a423/pyverilog-1.0.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.1.0":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.1.0/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.1.0","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"1aa1f313d58520decba985b3c0272696a64d790ee2b84971b21baa81c1b2c529","md5":"e6f85f31c2a97725167a4649afbe642a","sha256":"f3a24865439d371cc65680600b46177aefa9e0819ca817e01fb521b4273a0dc9"},"downloads":-1,"filename":"pyverilog-1.1.0.tar.gz","has_sig":false,"md5_digest":"e6f85f31c2a97725167a4649afbe642a","packagetype":"sdist","python_version":"source","requires_python":null,"size":162153,"upload_time":"2017-10-01T03:06:25","upload_time_iso_8601":"2017-10-01T03:06:25.241059Z","url":"https://files.pythonhosted.org/packages/1a/a1/f313d58520decba985b3c0272696a64d790ee2b84971b21baa81c1b2c529/pyverilog-1.1.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.1.1":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":null,"docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.1.1/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.1.1","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"ff0b3f98db8d77e315fa00c30445bd30b188148f958cb2a19f36ae2d42205183","md5":"8030036d86634cf0d808a1b67e857e45","sha256":"fcb40db21aa53ec675f1b51517856854c54c1ba47037c5e3436d74b082032f15"},"downloads":-1,"filename":"pyverilog-1.1.1.tar.gz","has_sig":false,"md5_digest":"8030036d86634cf0d808a1b67e857e45","packagetype":"sdist","python_version":"source","requires_python":null,"size":162335,"upload_time":"2017-10-04T14:03:16","upload_time_iso_8601":"2017-10-04T14:03:16.959446Z","url":"https://files.pythonhosted.org/packages/ff/0b/3f98db8d77e315fa00c30445bd30b188148f958cb2a19f36ae2d42205183/pyverilog-1.1.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.1.2":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.1.2/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.1.2","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"bccb859d4925db309fc91f6219b6ae007c3061a05f39645c97698358c5f02c89","md5":"48e5cd6a80ed72987542ede575b1fff3","sha256":"1efa541b9a70b529b5ca6576ac24c65142865040b619f664dd235c053c06cade"},"downloads":-1,"filename":"pyverilog-1.1.2.tar.gz","has_sig":false,"md5_digest":"48e5cd6a80ed72987542ede575b1fff3","packagetype":"sdist","python_version":"source","requires_python":null,"size":161094,"upload_time":"2018-07-01T15:09:03","upload_time_iso_8601":"2018-07-01T15:09:03.435275Z","url":"https://files.pythonhosted.org/packages/bc/cb/859d4925db309fc91f6219b6ae007c3061a05f39645c97698358c5f02c89/pyverilog-1.1.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.1.3":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.1.3/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.1.3","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"997b70e4d049fed21d7c8f1b9d8239398a412ae620a7295aafb449cb2c1d7f91","md5":"81a3b24f8269fe7c4bf8855793cea3c3","sha256":"495506aa574df7dceae95702e534b0b3fc9b0402ca3b54a4cfc00bff8fa1097b"},"downloads":-1,"filename":"pyverilog-1.1.3.tar.gz","has_sig":false,"md5_digest":"81a3b24f8269fe7c4bf8855793cea3c3","packagetype":"sdist","python_version":"source","requires_python":null,"size":161032,"upload_time":"2018-11-25T03:34:52","upload_time_iso_8601":"2018-11-25T03:34:52.669146Z","url":"https://files.pythonhosted.org/packages/99/7b/70e4d049fed21d7c8f1b9d8239398a412ae620a7295aafb449cb2c1d7f91/pyverilog-1.1.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.1.4":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.1.4/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.1.4","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"c8b19bd389bab35fe2d8669eabed10113d5aff7a78ebf13f193d194a2e09161c","md5":"d7fca28cee521722d815a56f6933e9e1","sha256":"f16d44db281e6ae5f20b14ca5170d63da7cbba3954b5210241886825f92ab74c"},"downloads":-1,"filename":"pyverilog-1.1.4.tar.gz","has_sig":false,"md5_digest":"d7fca28cee521722d815a56f6933e9e1","packagetype":"sdist","python_version":"source","requires_python":null,"size":166268,"upload_time":"2019-03-30T15:52:34","upload_time_iso_8601":"2019-03-30T15:52:34.231831Z","url":"https://files.pythonhosted.org/packages/c8/b1/9bd389bab35fe2d8669eabed10113d5aff7a78ebf13f193d194a2e09161c/pyverilog-1.1.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.2.0":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.2.0/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.2.0","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"01f20d96d3f685a681fad3f8512ad43fe2c8b480bbda4a66a44f7a860859a01d","md5":"d60d4227434262bdb8a1394fb63ed022","sha256":"01bacbd5c3cdcd8418a856f5b6aa7f18f4f5232013026c152ce42aabf15ba2ae"},"downloads":-1,"filename":"pyverilog-1.2.0.tar.gz","has_sig":false,"md5_digest":"d60d4227434262bdb8a1394fb63ed022","packagetype":"sdist","python_version":"source","requires_python":null,"size":167680,"upload_time":"2019-11-19T10:55:56","upload_time_iso_8601":"2019-11-19T10:55:56.448071Z","url":"https://files.pythonhosted.org/packages/01/f2/0d96d3f685a681fad3f8512ad43fe2c8b480bbda4a66a44f7a860859a01d/pyverilog-1.2.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.2.1":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.2.1/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.2.1","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"a9708ca2f9b66ed1576e3eeaf5e0ec9467eea2840bd4f0a2b3ce00c900d1be78","md5":"7a2cd70f06d5e28fe5d1a479704b9010","sha256":"520322e442bb29cbae601fb066e710c01bed1fec34c8b62961afd48019a2b11d"},"downloads":-1,"filename":"pyverilog-1.2.1.tar.gz","has_sig":false,"md5_digest":"7a2cd70f06d5e28fe5d1a479704b9010","packagetype":"sdist","python_version":"source","requires_python":null,"size":165241,"upload_time":"2020-05-03T06:32:03","upload_time_iso_8601":"2020-05-03T06:32:03.235077Z","url":"https://files.pythonhosted.org/packages/a9/70/8ca2f9b66ed1576e3eeaf5e0ec9467eea2840bd4f0a2b3ce00c900d1be78/pyverilog-1.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.3.0":{"info":{"author":"Shinya Takamaeda-Yamazaki","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/PyHDI/Pyverilog","keywords":"Verilog HDL,Lexer,Parser,Dataflow Analyzer,Control-flow Analyzer,Code Generator,Visualizer","license":"Apache License 2.0","maintainer":"","maintainer_email":"","name":"pyverilog","package_url":"https://pypi.org/project/pyverilog/","platform":"","project_url":"https://pypi.org/project/pyverilog/","project_urls":{"Homepage":"https://github.com/PyHDI/Pyverilog"},"provides_extra":null,"release_url":"https://pypi.org/project/pyverilog/1.3.0/","requires_dist":null,"requires_python":"","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator","version":"1.3.0","yanked":false,"yanked_reason":null},"last_serial":9017953,"urls":[{"comment_text":"","digests":{"blake2b_256":"ba3c298faf071e8b9de27c3854d11f14bce89350fa96507dda5569c2fd97f3a2","md5":"31a4f1300882eff8430a1506791ddfe2","sha256":"59d93e9004ebe9e713e2fd6a9784a09e2d6b3c098091fd367795eb20329ae4a8"},"downloads":-1,"filename":"pyverilog-1.3.0.tar.gz","has_sig":false,"md5_digest":"31a4f1300882eff8430a1506791ddfe2","packagetype":"sdist","python_version":"source","requires_python":null,"size":136389,"upload_time":"2020-12-30T16:34:08","upload_time_iso_8601":"2020-12-30T16:34:08.259304Z","url":"https://files.pythonhosted.org/packages/ba/3c/298faf071e8b9de27c3854d11f14bce89350fa96507dda5569c2fd97f3a2/pyverilog-1.3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}