{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 00:31:29 2020 " "Info: Processing started: Wed May 27 00:31:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] register lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 169.38 MHz 5.904 ns Internal " "Info: Clock \"clock\" has Internal fmax of 169.38 MHz between source register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (period= 5.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.854 ns + Longest register register " "Info: + Longest register to register delay is 1.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 1 REG LCFF_X38_Y2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y2_N1; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.225 ns) 0.521 ns inst18~0 2 COMB LCCOMB_X38_Y2_N28 10 " "Info: 2: + IC(0.296 ns) + CELL(0.225 ns) = 0.521 ns; Loc. = LCCOMB_X38_Y2_N28; Fanout = 10; COMB Node = 'inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] inst18~0 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 1152 1216 544 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.746 ns) 1.854 ns lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X37_Y3_N7 4 " "Info: 3: + IC(0.587 ns) + CELL(0.746 ns) = 1.854 ns; Loc. = LCFF_X37_Y3_N7; Fanout = 4; REG Node = 'lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst18~0 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 52.37 % ) " "Info: Total cell delay = 0.971 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.883 ns ( 47.63 % ) " "Info: Total interconnect delay = 0.883 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] inst18~0 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.854 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} inst18~0 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.296ns 0.587ns } { 0.000ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.866 ns - Smallest " "Info: - Smallest clock skew is -3.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X37_Y3_N7 4 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X37_Y3_N7; Fanout = 4; REG Node = 'lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.363 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.712 ns) 3.144 ns inst6 2 REG LCFF_X11_Y18_N17 2 " "Info: 2: + IC(1.578 ns) + CELL(0.712 ns) = 3.144 ns; Loc. = LCFF_X11_Y18_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { clock inst6 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.000 ns) 5.076 ns inst6~clkctrl 3 COMB CLKCTRL_G14 2 " "Info: 3: + IC(1.932 ns) + CELL(0.000 ns) = 5.076 ns; Loc. = CLKCTRL_G14; Fanout = 2; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 672 560 624 752 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 6.363 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\] 4 REG LCFF_X38_Y2_N1 3 " "Info: 4: + IC(0.669 ns) + CELL(0.618 ns) = 6.363 ns; Loc. = LCFF_X38_Y2_N1; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_bsh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst6~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 34.32 % ) " "Info: Total cell delay = 2.184 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.179 ns ( 65.68 % ) " "Info: Total interconnect delay = 4.179 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { clock inst6 inst6~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.363 ns" { clock {} clock~combout {} inst6 {} inst6~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.578ns 1.932ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { clock inst6 inst6~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.363 ns" { clock {} clock~combout {} inst6 {} inst6~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.578ns 1.932ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_bsh.tdf" "" { Text "C:/TAproj/db/cntr_bsh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] inst18~0 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.854 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} inst18~0 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.296ns 0.587ns } { 0.000ns 0.225ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { clock inst6 inst6~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.363 ns" { clock {} clock~combout {} inst6 {} inst6~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.578ns 1.932ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] Ain\[0\] clock 6.269 ns register " "Info: tsu for register \"lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]\" (data pin = \"Ain\[0\]\", clock pin = \"clock\") is 6.269 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.679 ns + Longest pin register " "Info: + Longest pin to register delay is 8.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Ain\[0\] 1 PIN PIN_V16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V16; Fanout = 3; PIN Node = 'Ain\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ain[0] } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 272 32 200 288 "Ain\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.905 ns) + CELL(0.516 ns) 6.248 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2 2 COMB LCCOMB_X37_Y3_N16 2 " "Info: 2: + IC(4.905 ns) + CELL(0.516 ns) = 6.248 ns; Loc. = LCCOMB_X37_Y3_N16; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { Ain[0] lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.283 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6 3 COMB LCCOMB_X37_Y3_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.283 ns; Loc. = LCCOMB_X37_Y3_N18; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.318 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10 4 COMB LCCOMB_X37_Y3_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.318 ns; Loc. = LCCOMB_X37_Y3_N20; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.353 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 5 COMB LCCOMB_X37_Y3_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.353 ns; Loc. = LCCOMB_X37_Y3_N22; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.478 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 6 COMB LCCOMB_X37_Y3_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 6.478 ns; Loc. = LCCOMB_X37_Y3_N24; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.350 ns) 7.399 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 7 COMB LCCOMB_X37_Y2_N12 2 " "Info: 7: + IC(0.571 ns) + CELL(0.350 ns) = 7.399 ns; Loc. = LCCOMB_X37_Y2_N12; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.523 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62 8 COMB LCCOMB_X37_Y2_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 7.523 ns; Loc. = LCCOMB_X37_Y2_N14; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.558 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66 9 COMB LCCOMB_X37_Y2_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.558 ns; Loc. = LCCOMB_X37_Y2_N16; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.593 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~70 10 COMB LCCOMB_X37_Y2_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.593 ns; Loc. = LCCOMB_X37_Y2_N18; Fanout = 2; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.718 ns lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~73 11 COMB LCCOMB_X37_Y2_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 7.718 ns; Loc. = LCCOMB_X37_Y2_N20; Fanout = 1; COMB Node = 'lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.228 ns) 8.524 ns lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1 12 COMB LCCOMB_X38_Y2_N12 1 " "Info: 12: + IC(0.578 ns) + CELL(0.228 ns) = 8.524 ns; Loc. = LCCOMB_X38_Y2_N12; Fanout = 1; COMB Node = 'lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "lpm_shiftreg5.vhd" "" { Text "C:/TAproj/lpm_shiftreg5.vhd" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.679 ns lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 13 REG LCFF_X38_Y2_N13 4 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 8.679 ns; Loc. = LCFF_X38_Y2_N13; Fanout = 4; REG Node = 'lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 30.25 % ) " "Info: Total cell delay = 2.625 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.054 ns ( 69.75 % ) " "Info: Total interconnect delay = 6.054 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.679 ns" { Ain[0] lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.679 ns" { Ain[0] {} Ain[0]~combout {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 4.905ns 0.000ns 0.000ns 0.000ns 0.000ns 0.571ns 0.000ns 0.000ns 0.000ns 0.000ns 0.578ns 0.000ns } { 0.000ns 0.827ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.124ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 3 REG LCFF_X38_Y2_N13 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X38_Y2_N13; Fanout = 4; REG Node = 'lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.679 ns" { Ain[0] lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.679 ns" { Ain[0] {} Ain[0]~combout {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~70 {} lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~73 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 4.905ns 0.000ns 0.000ns 0.000ns 0.000ns 0.571ns 0.000ns 0.000ns 0.000ns 0.000ns 0.578ns 0.000ns } { 0.000ns 0.827ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.124ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock shiftOut lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 7.926 ns register " "Info: tco from clock \"clock\" to destination pin \"shiftOut\" through register \"lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" is 7.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X38_Y2_N25 2 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X38_Y2_N25; Fanout = 2; REG Node = 'lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.332 ns + Longest register pin " "Info: + Longest register to pin delay is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG LCFF_X38_Y2_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y2_N25; Fanout = 2; REG Node = 'lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(1.998 ns) 5.332 ns shiftOut 2 PIN PIN_B12 0 " "Info: 2: + IC(3.334 ns) + CELL(1.998 ns) = 5.332 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'shiftOut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] shiftOut } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 96 1000 1176 112 "shiftOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 37.47 % ) " "Info: Total cell delay = 1.998 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.334 ns ( 62.53 % ) " "Info: Total interconnect delay = 3.334 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] shiftOut } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} shiftOut {} } { 0.000ns 3.334ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] shiftOut } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} shiftOut {} } { 0.000ns 3.334ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Ain\[5\] Acur\[7\] 8.564 ns Longest " "Info: Longest tpd from source pin \"Ain\[5\]\" to destination pin \"Acur\[7\]\" is 8.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Ain\[5\] 1 PIN PIN_AA15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 12; PIN Node = 'Ain\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ain[5] } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 272 32 200 288 "Ain\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.447 ns) + CELL(0.272 ns) 5.566 ns extender6to10:inst16\|inst5 2 COMB LCCOMB_X37_Y3_N0 14 " "Info: 2: + IC(4.447 ns) + CELL(0.272 ns) = 5.566 ns; Loc. = LCCOMB_X37_Y3_N0; Fanout = 14; COMB Node = 'extender6to10:inst16\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { Ain[5] extender6to10:inst16|inst5 } "NODE_NAME" } } { "extender6to10.bdf" "" { Schematic "C:/TAproj/extender6to10.bdf" { { 88 240 288 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(2.154 ns) 8.564 ns Acur\[7\] 3 PIN PIN_T1 0 " "Info: 3: + IC(0.844 ns) + CELL(2.154 ns) = 8.564 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'Acur\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { extender6to10:inst16|inst5 Acur[7] } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 176 1464 1640 192 "Acur\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.273 ns ( 38.22 % ) " "Info: Total cell delay = 3.273 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.291 ns ( 61.78 % ) " "Info: Total interconnect delay = 5.291 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.564 ns" { Ain[5] extender6to10:inst16|inst5 Acur[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.564 ns" { Ain[5] {} Ain[5]~combout {} extender6to10:inst16|inst5 {} Acur[7] {} } { 0.000ns 0.000ns 4.447ns 0.844ns } { 0.000ns 0.847ns 0.272ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] B\[4\] clock -2.135 ns register " "Info: th for register \"lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"B\[4\]\", clock pin = \"clock\") is -2.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 496 56 224 512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X38_Y2_N21 2 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X38_Y2_N21; Fanout = 2; REG Node = 'lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.784 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns B\[4\] 1 PIN PIN_W7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 1; PIN Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 72 56 224 88 "B\[5..0\]" "" } { 152 328 400 164 "B\[5\]" "" } { 120 328 400 136 "B\[4\]" "" } { 80 313 328 136 "B\[5..4\]" "" } { 64 224 328 80 "B\[5..0\]" "" } { 64 328 584 80 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.739 ns) + CELL(0.053 ns) 4.629 ns inst15 2 COMB LCCOMB_X38_Y2_N20 1 " "Info: 2: + IC(3.739 ns) + CELL(0.053 ns) = 4.629 ns; Loc. = LCCOMB_X38_Y2_N20; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { B[4] inst15 } "NODE_NAME" } } { "Pmain.bdf" "" { Schematic "C:/TAproj/Pmain.bdf" { { 120 400 464 168 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.784 ns lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X38_Y2_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.784 ns; Loc. = LCFF_X38_Y2_N21; Fanout = 2; REG Node = 'lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst15 lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 21.84 % ) " "Info: Total cell delay = 1.045 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 78.16 % ) " "Info: Total interconnect delay = 3.739 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.784 ns" { B[4] inst15 lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.784 ns" { B[4] {} B[4]~combout {} inst15 {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.739ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock clock~clkctrl lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.784 ns" { B[4] inst15 lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.784 ns" { B[4] {} B[4]~combout {} inst15 {} lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.739ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 00:31:30 2020 " "Info: Processing ended: Wed May 27 00:31:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
