
stat_Histogram
##############

.. TODO:: No documentation available.


.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/misc/stat/stat_Histogram.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 40-54

Source file: `misc/stat/stat_Histogram.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/misc/stat/stat_Histogram.vhdl>`_


	 