
---------- Begin Simulation Statistics ----------
final_tick                                  212901000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716532                       # Number of bytes of host memory used
host_op_rate                                    63078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.13                       # Real time elapsed on the host
host_tick_rate                               51522122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      259247                       # Number of instructions simulated
sim_ops                                        260643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000213                       # Number of seconds simulated
sim_ticks                                   212901000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.596564                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20688                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22586                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             22044                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.lookups                   23156                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     288                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      259247                       # Number of instructions committed
system.cpu.committedOps                        260643                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.642457                       # CPI: cycles per instruction
system.cpu.discardedOps                          1797                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              59426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            142175                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41266                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          113293                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.608844                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           425802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   77402     29.70%     29.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.02%     29.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                 141567     54.31%     84.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41629     15.97%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   260643                       # Class of committed instruction
system.cpu.tickCycles                          312509                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::WritebackClean           69                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               679                       # Transaction distribution
system.membus.trans_dist::ReadExResp              679                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            93                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1143                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.017498                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.131174                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1123     98.25%     98.25% # Request fanout histogram
system.membus.snoop_fanout::1                      20      1.75%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1143                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1946500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1968750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4079250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          49408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111526014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232070305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             343596319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111526014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111526014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3306701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3306701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3306701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111526014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232070305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            346903021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000378717250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         77                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       77                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6309000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27459000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5593.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24343.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      41                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   77                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.297297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   324.427208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.125803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           25     16.89%     16.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28     18.92%     35.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     18.92%     54.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.38%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.38%     61.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      5.41%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.35%     68.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      3.38%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42     28.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          148                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     360.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    202.760652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.073110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  72192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   73152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       339.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    343.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     212842500                       # Total gap between requests
system.mem_ctrls.avgGap                     174461.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        49280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 107618094.795233473182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 231469086.570753544569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14429241.760254766792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           77                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9303250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18155750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2920174500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25076.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23517.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37924344.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5533500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         60753450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         30593280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          114494265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.781715                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     78775250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    127105750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               485520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2520420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         19935750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         64966080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          104924835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.833923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    168700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     37181000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       212901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        68427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        68427                       # number of overall hits
system.cpu.icache.overall_hits::total           68427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          371                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          371                       # number of overall misses
system.cpu.icache.overall_misses::total           371                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21312500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21312500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21312500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21312500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        68798                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        68798                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        68798                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        68798                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005393                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005393                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57446.091644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57446.091644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57446.091644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57446.091644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           69                       # number of writebacks
system.cpu.icache.writebacks::total                69                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20941500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20941500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005393                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56446.091644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56446.091644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56446.091644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56446.091644                       # average overall mshr miss latency
system.cpu.icache.replacements                     69                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        68427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          371                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           371                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        68798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        68798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57446.091644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57446.091644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56446.091644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56446.091644                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.586376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               68798                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            185.439353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.586376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.499192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.499192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            137967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           137967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161859                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161882                       # number of overall hits
system.cpu.dcache.overall_hits::total          161882                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1438                       # number of overall misses
system.cpu.dcache.overall_misses::total          1438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     77414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     77414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     77414000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     77414000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       163283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       163283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       163320                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       163320                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008721                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54363.764045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54363.764045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53834.492350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53834.492350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          769                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     42542000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42542000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004648                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55250.329381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55250.329381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55321.196359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55321.196359                       # average overall mshr miss latency
system.cpu.dcache.replacements                     20                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       121630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          121630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4996500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4996500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       121717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       121717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57431.034483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57431.034483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        56925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        56925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72417500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72417500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54164.173523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54164.173523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37381000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37381000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55053.019146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55053.019146                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           37                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           37                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.378378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.378378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       607000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.270270                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.270270                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        60700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        60700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       125500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       125500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 41833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 40833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           517.776630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              162695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.744819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   517.776630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            327500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           327500                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    212901000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
