--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
M:/MASTER/COMPET/sandbox/ROC_CRU_TEST/ROC_CRU_TEST.ise -intstyle ise -v 3 -s 1
-xml cru cru.ncd -o cru.twr cru.pcf -ucf cru.ucf

Design file:              cru.ncd
Physical constraint file: cru.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk100m_ctu to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
UDPRst_125_b          |    4.559(R)|REFCLK_125MHz_OBUF|   0.000|
UDPRst_200_b          |    4.571(R)|REFCLK_200MHz_OBUF|   0.000|
clk100m_ctu_out       |    3.557(R)|up_clk_OBUF       |   0.000|
                      |    3.557(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b     |    3.557(R)|up_clk_OBUF       |   0.000|
                      |    3.557(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b_test|    3.537(R)|up_clk_OBUF       |   0.000|
                      |    3.537(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_test  |    3.537(R)|up_clk_OBUF       |   0.000|
                      |    3.537(F)|up_clk_OBUF       |   0.000|
fe_rst_b              |    4.544(R)|fe_clk_OBUF       |   0.000|
mrst_b                |    4.575(R)|mclk_OBUF         |   0.000|
up_rst_b              |    4.551(R)|up_clk_OBUF       |   0.000|
using_ext_clock_led   |    4.763(R)|mclk_i_1          |   0.000|
----------------------+------------+------------------+--------+

Clock clk100m_ctu_b to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
UDPRst_125_b          |    4.559(R)|REFCLK_125MHz_OBUF|   0.000|
UDPRst_200_b          |    4.571(R)|REFCLK_200MHz_OBUF|   0.000|
clk100m_ctu_out       |    3.557(R)|up_clk_OBUF       |   0.000|
                      |    3.557(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b     |    3.557(R)|up_clk_OBUF       |   0.000|
                      |    3.557(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b_test|    3.537(R)|up_clk_OBUF       |   0.000|
                      |    3.537(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_test  |    3.537(R)|up_clk_OBUF       |   0.000|
                      |    3.537(F)|up_clk_OBUF       |   0.000|
fe_rst_b              |    4.544(R)|fe_clk_OBUF       |   0.000|
mrst_b                |    4.575(R)|mclk_OBUF         |   0.000|
up_rst_b              |    4.551(R)|up_clk_OBUF       |   0.000|
using_ext_clock_led   |    4.763(R)|mclk_i_1          |   0.000|
----------------------+------------+------------------+--------+

Clock fpga_100m_clk to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
UDPRst_125_b          |    9.353(R)|REFCLK_125MHz_OBUF|   0.000|
UDPRst_200_b          |    9.365(R)|REFCLK_200MHz_OBUF|   0.000|
clk100m_ctu_out       |    8.351(R)|up_clk_OBUF       |   0.000|
                      |    8.351(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b     |    8.351(R)|up_clk_OBUF       |   0.000|
                      |    8.351(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_b_test|    8.331(R)|up_clk_OBUF       |   0.000|
                      |    8.331(F)|up_clk_OBUF       |   0.000|
clk100m_ctu_out_test  |    8.331(R)|up_clk_OBUF       |   0.000|
                      |    8.331(F)|up_clk_OBUF       |   0.000|
fe_rst_b              |    9.338(R)|fe_clk_OBUF       |   0.000|
mrst_b                |    9.369(R)|mclk_OBUF         |   0.000|
up_rst_b              |    9.345(R)|up_clk_OBUF       |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock clk100m_ctu
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100m_ctu    |    6.437|         |    6.437|         |
clk100m_ctu_b  |    6.437|         |    6.437|         |
fpga_100m_clk  |    1.532|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100m_ctu_b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100m_ctu    |    6.437|         |    6.437|         |
clk100m_ctu_b  |    6.437|         |    6.437|         |
fpga_100m_clk  |    1.532|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_100m_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100m_ctu    |    6.437|         |    6.437|         |
clk100m_ctu_b  |    6.437|         |    6.437|         |
fpga_100m_clk  |    1.532|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk100m_ctu    |REFCLK_125MHz  |    5.114|
clk100m_ctu    |REFCLK_200MHz  |    5.096|
clk100m_ctu    |fe_clk         |    5.080|
clk100m_ctu    |mclk           |    5.085|
clk100m_ctu    |up_clk         |    5.090|
clk100m_ctu_b  |REFCLK_125MHz  |    5.114|
clk100m_ctu_b  |REFCLK_200MHz  |    5.096|
clk100m_ctu_b  |fe_clk         |    5.080|
clk100m_ctu_b  |mclk           |    5.085|
clk100m_ctu_b  |up_clk         |    5.090|
fpga_100m_clk  |REFCLK_125MHz  |    9.908|
fpga_100m_clk  |REFCLK_200MHz  |    9.890|
fpga_100m_clk  |fe_clk         |    9.874|
fpga_100m_clk  |mclk           |    9.879|
fpga_100m_clk  |up_clk         |    9.884|
---------------+---------------+---------+


Analysis completed Thu Feb 24 11:35:07 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



