Analysis & Synthesis report for interface_vga
Thu Jun 16 17:29:45 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: pll:vgapll_inst|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: controlador_vga:controle
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "movimenta_objetos:movimenta|colide_objeto:limites"
 16. Port Connectivity Checks: "movimenta_objetos:movimenta|desenha_objeto:quadrado"
 17. Port Connectivity Checks: "movimenta_objetos:movimenta|velocidade_objeto:speed"
 18. Port Connectivity Checks: "controlador_vga:controle"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 16 17:29:45 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; interface_vga                               ;
; Top-level Entity Name              ; interface_vga                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 432                                         ;
;     Total combinational functions  ; 413                                         ;
;     Dedicated logic registers      ; 147                                         ;
; Total registers                    ; 147                                         ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; interface_vga      ; interface_vga      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; pll.v                            ; yes             ; User Wizard-Generated File   ; /home/ti/QUARTUS/VGA2.1/pll.v                                             ;         ;
; interface_vga.v                  ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/interface_vga.v                                   ;         ;
; controlador_vga.v                ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/controlador_vga.v                                 ;         ;
; movimenta_objetos.v              ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v                               ;         ;
; desenha_objeto.v                 ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/desenha_objeto.v                                  ;         ;
; velocidade_objeto.v              ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/velocidade_objeto.v                               ;         ;
; colisao/colide_objeto.v          ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v                           ;         ;
; colisao/colide_max_x.v           ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/colisao/colide_max_x.v                            ;         ;
; obstaculos/desenha_obstaculo .v  ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/obstaculos/desenha_obstaculo .v                   ;         ;
; colisao/colide_min_x.v           ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/colisao/colide_min_x.v                            ;         ;
; colisao/colide_max_y.v           ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v                            ;         ;
; colisao/colide_min_y.v           ; yes             ; User Verilog HDL File        ; /home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v                            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/ti/QUARTUS/VGA2.1/db/pll_altpll.v                                   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 432                                                                                ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 413                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 184                                                                                ;
;     -- 3 input functions                    ; 104                                                                                ;
;     -- <=2 input functions                  ; 125                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 284                                                                                ;
;     -- arithmetic mode                      ; 129                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 147                                                                                ;
;     -- Dedicated logic registers            ; 147                                                                                ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 37                                                                                 ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 130                                                                                ;
; Total fan-out                               ; 1713                                                                               ;
; Average fan-out                             ; 2.70                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name       ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
; |interface_vga                       ; 413 (0)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |interface_vga                                                                     ; interface_vga     ; work         ;
;    |controlador_vga:controle|        ; 35 (35)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|controlador_vga:controle                                            ; controlador_vga   ; work         ;
;    |movimenta_objetos:movimenta|     ; 378 (31)            ; 105 (19)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta                                         ; movimenta_objetos ; work         ;
;       |colide_objeto:limites|        ; 177 (22)            ; 34 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|colide_objeto:limites                   ; colide_objeto     ; work         ;
;          |colide_max_x:maxX|         ; 33 (33)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_x:maxX ; colide_max_x      ; work         ;
;          |colide_min_x:minX|         ; 51 (51)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_x:minX ; colide_min_x      ; work         ;
;          |colide_min_y:minY|         ; 71 (71)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY ; colide_min_y      ; work         ;
;       |desenha_objeto:quadrado|      ; 57 (57)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|desenha_objeto:quadrado                 ; desenha_objeto    ; work         ;
;       |desenha_obstaculo:obstaculos| ; 68 (68)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|desenha_obstaculo:obstaculos            ; desenha_obstaculo ; work         ;
;       |velocidade_objeto:speed|      ; 45 (45)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|movimenta_objetos:movimenta|velocidade_objeto:speed                 ; velocidade_objeto ; work         ;
;    |pll:vgapll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|pll:vgapll_inst                                                     ; pll               ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|pll:vgapll_inst|altpll:altpll_component                             ; altpll            ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |interface_vga|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated   ; pll_altpll        ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |interface_vga|pll:vgapll_inst ; pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; movimenta_objetos:movimenta|countY[4]  ; 14      ;
; movimenta_objetos:movimenta|countY[2]  ; 11      ;
; movimenta_objetos:movimenta|countX[6]  ; 18      ;
; movimenta_objetos:movimenta|countX[5]  ; 18      ;
; movimenta_objetos:movimenta|countX[2]  ; 14      ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |interface_vga|movimenta_objetos:movimenta|blue[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:vgapll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------+
; Parameter Name                ; Value                 ; Type                         ;
+-------------------------------+-----------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                      ;
; LOCK_LOW                      ; 1                     ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                      ;
; BANDWIDTH                     ; 0                     ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; VCO_MIN                       ; 0                     ; Untyped                      ;
; VCO_MAX                       ; 0                     ; Untyped                      ;
; VCO_CENTER                    ; 0                     ; Untyped                      ;
; PFD_MIN                       ; 0                     ; Untyped                      ;
; PFD_MAX                       ; 0                     ; Untyped                      ;
; M_INITIAL                     ; 0                     ; Untyped                      ;
; M                             ; 0                     ; Untyped                      ;
; N                             ; 1                     ; Untyped                      ;
; M2                            ; 1                     ; Untyped                      ;
; N2                            ; 1                     ; Untyped                      ;
; SS                            ; 1                     ; Untyped                      ;
; C0_HIGH                       ; 0                     ; Untyped                      ;
; C1_HIGH                       ; 0                     ; Untyped                      ;
; C2_HIGH                       ; 0                     ; Untyped                      ;
; C3_HIGH                       ; 0                     ; Untyped                      ;
; C4_HIGH                       ; 0                     ; Untyped                      ;
; C5_HIGH                       ; 0                     ; Untyped                      ;
; C6_HIGH                       ; 0                     ; Untyped                      ;
; C7_HIGH                       ; 0                     ; Untyped                      ;
; C8_HIGH                       ; 0                     ; Untyped                      ;
; C9_HIGH                       ; 0                     ; Untyped                      ;
; C0_LOW                        ; 0                     ; Untyped                      ;
; C1_LOW                        ; 0                     ; Untyped                      ;
; C2_LOW                        ; 0                     ; Untyped                      ;
; C3_LOW                        ; 0                     ; Untyped                      ;
; C4_LOW                        ; 0                     ; Untyped                      ;
; C5_LOW                        ; 0                     ; Untyped                      ;
; C6_LOW                        ; 0                     ; Untyped                      ;
; C7_LOW                        ; 0                     ; Untyped                      ;
; C8_LOW                        ; 0                     ; Untyped                      ;
; C9_LOW                        ; 0                     ; Untyped                      ;
; C0_INITIAL                    ; 0                     ; Untyped                      ;
; C1_INITIAL                    ; 0                     ; Untyped                      ;
; C2_INITIAL                    ; 0                     ; Untyped                      ;
; C3_INITIAL                    ; 0                     ; Untyped                      ;
; C4_INITIAL                    ; 0                     ; Untyped                      ;
; C5_INITIAL                    ; 0                     ; Untyped                      ;
; C6_INITIAL                    ; 0                     ; Untyped                      ;
; C7_INITIAL                    ; 0                     ; Untyped                      ;
; C8_INITIAL                    ; 0                     ; Untyped                      ;
; C9_INITIAL                    ; 0                     ; Untyped                      ;
; C0_MODE                       ; BYPASS                ; Untyped                      ;
; C1_MODE                       ; BYPASS                ; Untyped                      ;
; C2_MODE                       ; BYPASS                ; Untyped                      ;
; C3_MODE                       ; BYPASS                ; Untyped                      ;
; C4_MODE                       ; BYPASS                ; Untyped                      ;
; C5_MODE                       ; BYPASS                ; Untyped                      ;
; C6_MODE                       ; BYPASS                ; Untyped                      ;
; C7_MODE                       ; BYPASS                ; Untyped                      ;
; C8_MODE                       ; BYPASS                ; Untyped                      ;
; C9_MODE                       ; BYPASS                ; Untyped                      ;
; C0_PH                         ; 0                     ; Untyped                      ;
; C1_PH                         ; 0                     ; Untyped                      ;
; C2_PH                         ; 0                     ; Untyped                      ;
; C3_PH                         ; 0                     ; Untyped                      ;
; C4_PH                         ; 0                     ; Untyped                      ;
; C5_PH                         ; 0                     ; Untyped                      ;
; C6_PH                         ; 0                     ; Untyped                      ;
; C7_PH                         ; 0                     ; Untyped                      ;
; C8_PH                         ; 0                     ; Untyped                      ;
; C9_PH                         ; 0                     ; Untyped                      ;
; L0_HIGH                       ; 1                     ; Untyped                      ;
; L1_HIGH                       ; 1                     ; Untyped                      ;
; G0_HIGH                       ; 1                     ; Untyped                      ;
; G1_HIGH                       ; 1                     ; Untyped                      ;
; G2_HIGH                       ; 1                     ; Untyped                      ;
; G3_HIGH                       ; 1                     ; Untyped                      ;
; E0_HIGH                       ; 1                     ; Untyped                      ;
; E1_HIGH                       ; 1                     ; Untyped                      ;
; E2_HIGH                       ; 1                     ; Untyped                      ;
; E3_HIGH                       ; 1                     ; Untyped                      ;
; L0_LOW                        ; 1                     ; Untyped                      ;
; L1_LOW                        ; 1                     ; Untyped                      ;
; G0_LOW                        ; 1                     ; Untyped                      ;
; G1_LOW                        ; 1                     ; Untyped                      ;
; G2_LOW                        ; 1                     ; Untyped                      ;
; G3_LOW                        ; 1                     ; Untyped                      ;
; E0_LOW                        ; 1                     ; Untyped                      ;
; E1_LOW                        ; 1                     ; Untyped                      ;
; E2_LOW                        ; 1                     ; Untyped                      ;
; E3_LOW                        ; 1                     ; Untyped                      ;
; L0_INITIAL                    ; 1                     ; Untyped                      ;
; L1_INITIAL                    ; 1                     ; Untyped                      ;
; G0_INITIAL                    ; 1                     ; Untyped                      ;
; G1_INITIAL                    ; 1                     ; Untyped                      ;
; G2_INITIAL                    ; 1                     ; Untyped                      ;
; G3_INITIAL                    ; 1                     ; Untyped                      ;
; E0_INITIAL                    ; 1                     ; Untyped                      ;
; E1_INITIAL                    ; 1                     ; Untyped                      ;
; E2_INITIAL                    ; 1                     ; Untyped                      ;
; E3_INITIAL                    ; 1                     ; Untyped                      ;
; L0_MODE                       ; BYPASS                ; Untyped                      ;
; L1_MODE                       ; BYPASS                ; Untyped                      ;
; G0_MODE                       ; BYPASS                ; Untyped                      ;
; G1_MODE                       ; BYPASS                ; Untyped                      ;
; G2_MODE                       ; BYPASS                ; Untyped                      ;
; G3_MODE                       ; BYPASS                ; Untyped                      ;
; E0_MODE                       ; BYPASS                ; Untyped                      ;
; E1_MODE                       ; BYPASS                ; Untyped                      ;
; E2_MODE                       ; BYPASS                ; Untyped                      ;
; E3_MODE                       ; BYPASS                ; Untyped                      ;
; L0_PH                         ; 0                     ; Untyped                      ;
; L1_PH                         ; 0                     ; Untyped                      ;
; G0_PH                         ; 0                     ; Untyped                      ;
; G1_PH                         ; 0                     ; Untyped                      ;
; G2_PH                         ; 0                     ; Untyped                      ;
; G3_PH                         ; 0                     ; Untyped                      ;
; E0_PH                         ; 0                     ; Untyped                      ;
; E1_PH                         ; 0                     ; Untyped                      ;
; E2_PH                         ; 0                     ; Untyped                      ;
; E3_PH                         ; 0                     ; Untyped                      ;
; M_PH                          ; 0                     ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                      ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_vga:controle ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; h_pixels       ; 640   ; Signed Integer                               ;
; h_fp           ; 16    ; Signed Integer                               ;
; h_pulse        ; 96    ; Signed Integer                               ;
; h_bp           ; 48    ; Signed Integer                               ;
; h_pol          ; 0     ; Unsigned Binary                              ;
; v_pixels       ; 480   ; Signed Integer                               ;
; v_fp           ; 10    ; Signed Integer                               ;
; v_pulse        ; 2     ; Signed Integer                               ;
; v_bp           ; 33    ; Signed Integer                               ;
; v_pol          ; 0     ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll:vgapll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "movimenta_objetos:movimenta|colide_objeto:limites" ;
+---------------+-------+----------+--------------------------------------------+
; Port          ; Type  ; Severity ; Details                                    ;
+---------------+-------+----------+--------------------------------------------+
; tamanho[4..1] ; Input ; Info     ; Stuck at VCC                               ;
; tamanho[6..5] ; Input ; Info     ; Stuck at GND                               ;
; tamanho[0]    ; Input ; Info     ; Stuck at GND                               ;
+---------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "movimenta_objetos:movimenta|desenha_objeto:quadrado" ;
+---------------+-------+----------+----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                      ;
+---------------+-------+----------+----------------------------------------------+
; tamanho[4..1] ; Input ; Info     ; Stuck at VCC                                 ;
; tamanho[6..5] ; Input ; Info     ; Stuck at GND                                 ;
; tamanho[0]    ; Input ; Info     ; Stuck at GND                                 ;
+---------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "movimenta_objetos:movimenta|velocidade_objeto:speed"                                                                                                                                          ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; velocidade       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; velocidade[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; velocidade[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_vga:controle"                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; column[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[31..9]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 147                         ;
;     ENA               ; 38                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     plain             ; 88                          ;
; cycloneiii_lcell_comb ; 416                         ;
;     arith             ; 129                         ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 49                          ;
;     normal            ; 287                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 184                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 3.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 16 17:29:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off interface_vga -c interface_vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/ti/QUARTUS/VGA2.1/pll.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at interface_vga.v(48): ignored dangling comma in List of Port Connections File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file interface_vga.v
    Info (12023): Found entity 1: interface_vga File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlador_vga.v
    Info (12023): Found entity 1: controlador_vga File: /home/ti/QUARTUS/VGA2.1/controlador_vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file movimenta_objetos.v
    Info (12023): Found entity 1: movimenta_objetos File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file desenha_objeto.v
    Info (12023): Found entity 1: desenha_objeto File: /home/ti/QUARTUS/VGA2.1/desenha_objeto.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file velocidade_objeto.v
    Info (12023): Found entity 1: velocidade_objeto File: /home/ti/QUARTUS/VGA2.1/velocidade_objeto.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colisao/colide_objeto.v
    Info (12023): Found entity 1: colide_objeto File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colisao/colide_max_x.v
    Info (12023): Found entity 1: colide_max_x File: /home/ti/QUARTUS/VGA2.1/colisao/colide_max_x.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file obstaculos/desenha_obstaculo .v
    Info (12023): Found entity 1: desenha_obstaculo File: /home/ti/QUARTUS/VGA2.1/obstaculos/desenha_obstaculo .v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colisao/colide_min_x.v
    Info (12023): Found entity 1: colide_min_x File: /home/ti/QUARTUS/VGA2.1/colisao/colide_min_x.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colisao/colide_max_y.v
    Info (12023): Found entity 1: colide_max_y File: /home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colisao/colide_min_y.v
    Info (12023): Found entity 1: colide_min_y File: /home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file obstaculos/teste/linha_vertical.v
    Info (12023): Found entity 1: linha_vertical File: /home/ti/QUARTUS/VGA2.1/obstaculos/teste/linha_vertical.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file obstaculos/teste/linha_horizontal.v
    Info (12023): Found entity 1: linha_horizontal File: /home/ti/QUARTUS/VGA2.1/obstaculos/teste/linha_horizontal.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(21): created implicit net for "vClock" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(29): created implicit net for "obstaculo" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(40): created implicit net for "desenho" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(49): created implicit net for "max_x" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(50): created implicit net for "min_x" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(51): created implicit net for "max_y" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at movimenta_objetos.v(52): created implicit net for "min_y" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at colide_objeto.v(23): created implicit net for "max_x" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at colide_objeto.v(32): created implicit net for "min_x" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at colide_objeto.v(41): created implicit net for "max_y" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at colide_objeto.v(50): created implicit net for "min_y" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at colide_max_y.v(76): created implicit net for "colide_max_y" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v Line: 76
Info (12127): Elaborating entity "interface_vga" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll_inst" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "pll:vgapll_inst|altpll:altpll_component" File: /home/ti/QUARTUS/VGA2.1/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:vgapll_inst|altpll:altpll_component" File: /home/ti/QUARTUS/VGA2.1/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:vgapll_inst|altpll:altpll_component" with the following parameter: File: /home/ti/QUARTUS/VGA2.1/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/ti/QUARTUS/VGA2.1/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "controlador_vga" for hierarchy "controlador_vga:controle" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 35
Warning (10230): Verilog HDL assignment warning at controlador_vga.v(48): truncated value with size 32 to match size of target (10) File: /home/ti/QUARTUS/VGA2.1/controlador_vga.v Line: 48
Warning (10230): Verilog HDL assignment warning at controlador_vga.v(52): truncated value with size 32 to match size of target (10) File: /home/ti/QUARTUS/VGA2.1/controlador_vga.v Line: 52
Info (12128): Elaborating entity "movimenta_objetos" for hierarchy "movimenta_objetos:movimenta" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 48
Warning (10230): Verilog HDL assignment warning at movimenta_objetos.v(58): truncated value with size 32 to match size of target (10) File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 58
Warning (10230): Verilog HDL assignment warning at movimenta_objetos.v(59): truncated value with size 32 to match size of target (10) File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 59
Warning (10230): Verilog HDL assignment warning at movimenta_objetos.v(60): truncated value with size 32 to match size of target (9) File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 60
Warning (10230): Verilog HDL assignment warning at movimenta_objetos.v(61): truncated value with size 32 to match size of target (9) File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at movimenta_objetos.v(67): variable "desenho" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at movimenta_objetos.v(72): variable "obstaculo" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 72
Info (12128): Elaborating entity "velocidade_objeto" for hierarchy "movimenta_objetos:movimenta|velocidade_objeto:speed" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 22
Warning (10230): Verilog HDL assignment warning at velocidade_objeto.v(15): truncated value with size 32 to match size of target (29) File: /home/ti/QUARTUS/VGA2.1/velocidade_objeto.v Line: 15
Info (12128): Elaborating entity "desenha_obstaculo" for hierarchy "movimenta_objetos:movimenta|desenha_obstaculo:obstaculos" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 30
Info (12128): Elaborating entity "desenha_objeto" for hierarchy "movimenta_objetos:movimenta|desenha_objeto:quadrado" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 41
Info (12128): Elaborating entity "colide_objeto" for hierarchy "movimenta_objetos:movimenta|colide_objeto:limites" File: /home/ti/QUARTUS/VGA2.1/movimenta_objetos.v Line: 53
Info (12128): Elaborating entity "colide_max_x" for hierarchy "movimenta_objetos:movimenta|colide_objeto:limites|colide_max_x:maxX" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 24
Info (12128): Elaborating entity "colide_min_x" for hierarchy "movimenta_objetos:movimenta|colide_objeto:limites|colide_min_x:minX" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 33
Info (12128): Elaborating entity "colide_max_y" for hierarchy "movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at colide_max_y.v(76): object "colide_max_y" assigned a value but never read File: /home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v Line: 76
Warning (10034): Output port "colisao_max_y" at colide_max_y.v(7) has no driver File: /home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v Line: 7
Warning (12158): Entity "colide_max_y" contains only dangling pins File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 42
Info (12128): Elaborating entity "colide_min_y" for hierarchy "movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY" File: /home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v Line: 51
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_sync" is stuck at GND File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 7
    Warning (13410): Pin "n_blank" is stuck at VCC File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ti/QUARTUS/VGA2.1/interface_vga.v Line: 3
Info (21057): Implemented 470 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 432 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Thu Jun 16 17:29:45 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:20


