# âš¡ NMOS Drain Current (Id) vs Vds - Complete Guide
## ğŸ¯ Day 1: Basics of NMOS Drain Current & SPICE Simulations

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                              â•‘
â•‘    NMOS DRAIN CURRENT CHARACTERISTICS & SPICE ANALYSIS      â•‘
â•‘                                                              â•‘
â•‘         SKY130 Circuit Design Workshop - Week 4              â•‘
â•‘                                                              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

## ğŸ“š Table of Contents

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ğŸ” Why SPICE Simulations?                            â”‚
â”‚ 2. ğŸ”§ Introduction to NMOS                              â”‚
â”‚ 3. âš¡ Strong Inversion & Threshold Voltage              â”‚
â”‚ 4. ğŸ“Š Threshold with Positive Substrate                 â”‚
â”‚ 5. ğŸ“ˆ Resistive Region Operation                        â”‚
â”‚ 6. ğŸšï¸ Drift Current Theory                              â”‚
â”‚ 7. ğŸ“‰ Drain Current Models                              â”‚
â”‚ 8. ğŸš€ Saturation Region                                 â”‚
â”‚ 9. ğŸ”¬ SPICE Simulation Setup                            â”‚
â”‚ 10. ğŸ“ Define Technology Parameters                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ” Section 1: Why Do We Need SPICE Simulations?

### ğŸ¯ **Purpose & Importance**

> **SPICE (Simulation Program with Integrated Circuit Emphasis)** is the industry-standard tool for analog circuit simulation.

#### âœ¨ **Key Benefits:**

![SPICE Simulation Flow](https://www.researchgate.net/publication/224098213/figure/fig1/AS:340823808987136@1458270136021/Flowchart-of-a-SPICE-Simulator-Numbered-blocks-are-calls-to-Matrix-Solver-efficient.png)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  CIRCUIT DESIGN      â”‚
â”‚                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SPICE NETLIST       â”‚
â”‚  (.cir/.sp file)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SIMULATION ENGINE   â”‚
â”‚  (ngspice/hspice)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ANALYSIS & PLOTS    â”‚
â”‚  (waveforms/data)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| **Aspect** | **What SPICE Provides** | **Why It Matters** |
|------------|-------------------------|-------------------|
| **Prediction** | Pre-fabrication behavior | Saves time & cost |
| **Accuracy** | Device-level physics | Real transistor behavior |
| **Validation** | Design verification | Meets specifications |
| **Analysis** | Delay/Power/Variation | Timing closure |

---

### ğŸ’¡ **Key Insight Box**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  ğŸ“ LEARNING OBJECTIVE:                                      â•‘
â•‘                                                              â•‘
â•‘  SPICE bridges theoretical MOSFET equations with real        â•‘
â•‘  silicon behavior. It shows what STA (Static Timing         â•‘
â•‘  Analysis) approximates in timing libraries.                â•‘
â•‘                                                              â•‘
â•‘  â†’ Understand transistor delays                             â•‘
â•‘  â†’ Predict circuit performance                              â•‘
â•‘  â†’ Analyze process variation impacts                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ”§ Section 2: Introduction to NMOS Transistor

### ğŸ“ **NMOS Structure & Terminals**

![NMOS Transistor Cross Section](https://www.researchgate.net/publication/2985148/figure/fig1/AS:279879644925956@1443739915494/Schematic-cross-section-of-a-NMOS-transistor-a-The-transistor-shown-in-the-schematic.png)

```
                    Gate (G)
                       â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚   Gate Oxide    â”‚  â† SiOâ‚‚ (insulator)
              â”‚    (thin)       â”‚
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚                                        â”‚
   â”‚  Source     Channel Region     Drain  â”‚
   â”‚   (S)      (forms when Vgs>Vt)  (D)   â”‚
   â”‚   Nâº  â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’  Nâº    â”‚
   â”‚                                        â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              P-Substrate (Body/Bulk)
                       â”‚
                    Vsub/Vb
```

---

### ğŸ”Œ **Terminal Functions**

| Terminal | Symbol | Voltage | Function |
|----------|--------|---------|----------|
| **Gate** | G | V<sub>GS</sub> | Controls channel formation via electric field |
| **Drain** | D | V<sub>DS</sub> | Collector terminal (higher potential) |
| **Source** | S | 0V (ref) | Emitter terminal (lower potential) |
| **Bulk** | B | V<sub>SB</sub> | P-substrate (usually tied to GND/Source) |

---

### âš™ï¸ **NMOS Operating Principle**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                             â”‚
â”‚  WHEN Vgs < Vt:    âŒ NO CHANNEL â†’ Id â‰ˆ 0 (OFF state)     â”‚
â”‚                                                             â”‚
â”‚  WHEN Vgs > Vt:    âœ… CHANNEL FORMS â†’ Id flows (ON state) â”‚
â”‚                                                             â”‚
â”‚  Channel Type:     N-channel (electrons are carriers)      â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### ğŸ¯ **Key Characteristics**

> **N-Channel MOSFET**: Requires **positive** gate voltage (relative to source) to turn ON

```
Condition             State        Id Current
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Vgs < Vt              OFF          â‰ˆ 0 A (leakage only)
Vgs = Vt              Threshold    Weak inversion
Vgs > Vt, Vds<Vdsat  LINEAR       ~(Vgs-Vt)Â·Vds
Vgs > Vt, Vds>Vdsat  SATURATION   ~(Vgs-Vt)Â²
```

---

## âš¡ Section 3: Strong Inversion & Threshold Voltage

### ğŸ§² **Channel Formation Process**

![MOSFET Channel Formation](https://miro.medium.com/v2/resize:fit:1400/1*MCqfdDiI8XIH82x1A7gNvQ.png)

```
Step 1: Vgs = 0          Step 2: Vgs < Vt         Step 3: Vgs = Vt
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Gate   â”‚             â”‚   Gate   â”‚             â”‚   Gate   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Oxide   â”‚             â”‚  Oxide   â”‚             â”‚  Oxide   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ P-region â”‚             â”‚ Depletionâ”‚             â”‚ Inversionâ”‚
â”‚ (holes)  â”‚             â”‚  Region  â”‚             â”‚  Layer   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   No field          Holes repelled         N-channel forms
```

---

### ğŸ“ **Threshold Voltage Equation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Vâ‚œ = Vâ‚œâ‚€ + Î³(âˆš|2Ï†F + Vsb| - âˆš|2Ï†F|)                      â•‘
â•‘                                                               â•‘
â•‘   Where:                                                      â•‘
â•‘   â€¢ Vâ‚œâ‚€ = Threshold voltage at Vsb = 0                      â•‘
â•‘   â€¢ Î³   = Body effect coefficient (âˆšV)                       â•‘
â•‘   â€¢ Ï†F  = Fermi potential (â‰ˆ 0.3V for typical doping)       â•‘
â•‘   â€¢ Vsb = Source-to-body voltage (body effect)               â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“Š **Id vs Vgs Characteristic**

![Id vs Vgs Curve](https://i.sstatic.net/frVcb.png)

```
Id (A)
  â”‚
  â”‚                               â•±â”€â”€â”€â”€â”€â”€â”€â”€  Strong Inversion
  â”‚                           â•±â”€â”€
  â”‚                       â•±â”€â”€â”€     (Quadratic in sat region)
  â”‚                   â•±â”€â”€â”€
  â”‚               â•±â”€â”€â”€              Weak Inversion
  â”‚           â•±â”€â”€â”€                  (Subthreshold)
  â”‚      â•±â”€â”€â”€â”€
  â”‚  â•±â”€â”€â”€
  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vgs (V)
  0              Vt
                  â”‚
            Threshold Point
```

---

### ğŸšï¸ **Inversion Regimes**

| Region | Condition | Id Behavior | Channel State |
|--------|-----------|-------------|---------------|
| **Cut-off** | Vgs < Vt | Id â‰ˆ 0 (leakage ~pA-nA) | No channel |
| **Weak Inversion** | Vgs â‰ˆ Vt | Id âˆ exp(Vgs/nVT) | Partial channel |
| **Strong Inversion** | Vgs >> Vt | Id âˆ (Vgs-Vt)Â² or (Vgs-Vt)Vds | Full channel |

---

### ğŸ’ **Key Takeaway**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                           â”‚
â”‚  âš¡ STRONG INVERSION is the normal operating region      â”‚
â”‚                                                           â”‚
â”‚     Vgs > Vt  â†’  N-channel fully formed                  â”‚
â”‚               â†’  High carrier concentration              â”‚
â”‚               â†’  Predictable Id-Vds characteristics      â”‚
â”‚                                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Section 4: Threshold Voltage with Positive Substrate Potential

### ğŸ”¬ **Body Effect (Back-Gate Effect)**

> When source-to-body voltage (Vsb) is **non-zero**, the threshold voltage **increases**

---

### ğŸ“ˆ **Vt vs Vsb Relationship**

![Vt vs Vsb Graph](https://www.researchgate.net/publication/275954734/figure/fig5/AS:649632954712100@1531895974322/th-Vs-Vsb-With-NMOS-Body-Biasing-D-CMOS-with-Body-Voltage-Positive-body-voltage-of-tend.png)

```
Vt (V)
  â”‚
  â”‚     â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  â”‚    â•±
  â”‚   â•±              Vt increases with Vsb
  â”‚  â•±               (square root relationship)
  â”‚ â•±
  â”‚â•±
  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vsb (V)
 Vt0                (Body Effect)
  â”‚
  â””â”€ Vt0 = threshold at Vsb=0
```

---

### ğŸ§® **Body Effect Formula**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Î”Vt = Î³(âˆš|2Ï†F + Vsb| - âˆš|2Ï†F|)                            â•‘
â•‘                                                               â•‘
â•‘   Typical Values (SKY130):                                    â•‘
â•‘   â€¢ Î³ â‰ˆ 0.4 - 0.6 âˆšV                                         â•‘
â•‘   â€¢ Ï†F â‰ˆ 0.3 V                                               â•‘
â•‘   â€¢ For Vsb = 1V â†’ Î”Vt â‰ˆ 100-200 mV                         â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“‹ **Body Effect Impact Table**

| Vsb (V) | Î”Vt (mV) | Effective Vt | Impact |
|---------|----------|--------------|--------|
| 0.0 | 0 | Vt0 | Standard operation |
| 0.5 | ~70 | Vt0 + 70mV | Stacked transistors |
| 1.0 | ~130 | Vt0 + 130mV | Series NMOS chains |
| 2.0 | ~240 | Vt0 + 240mV | Significant degradation |

---

### ğŸ¯ **Practical Applications**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                         â”‚
â”‚  ğŸ”Œ NAND Gate Stack:                                   â”‚
â”‚                                                         â”‚
â”‚         Out                                            â”‚
â”‚          â”‚                                             â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”        â† Top NMOS: Vsb > 0            â”‚
â”‚   Aâ”€â”€â”¤ N1    â”‚           â†’ Higher Vt                  â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜           â†’ Slower switching           â”‚
â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”        â† Bottom NMOS: Vsb = 0         â”‚
â”‚   Bâ”€â”€â”¤ N2    â”‚           â†’ Normal Vt                  â”‚
â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                        â”‚
â”‚          GND                                          â”‚
â”‚                                                        â”‚
â”‚  Impact: Top transistor is weaker due to body effect  â”‚
â”‚                                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### âš ï¸ **Design Considerations**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  ğŸ“Œ CRITICAL INSIGHT:                                    â•‘
â•‘                                                          â•‘
â•‘  Body effect degrades drive strength in:                â•‘
â•‘  â€¢ Stacked transistors (NAND/NOR gates)                 â•‘
â•‘  â€¢ Pass transistor logic                                â•‘
â•‘  â€¢ Transmission gates                                   â•‘
â•‘                                                          â•‘
â•‘  Solution: Size upper transistors larger to compensate  â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ“ˆ Section 5: Resistive (Linear) Region of Operation

### ğŸ”Œ **Linear Region Basics**

> **Condition**: Vgs > Vt **AND** Vds < (Vgs - Vt)

```
Channel Condition:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Source â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â• Drain   â”‚  â† Continuous channel
â”‚          N-channel                  â”‚
â”‚                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
      Uniform channel depth
   (small Vds doesn't pinch off)
```

---

### ğŸ“ **Drain Current Equation - Linear Region**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Id = Î¼nÂ·CoxÂ·(W/L)Â·[(Vgs - Vt)Â·Vds - VdsÂ²/2]              â•‘
â•‘                                                               â•‘
â•‘   For SMALL Vds (Vds << Vgs-Vt):                            â•‘
â•‘                                                               â•‘
â•‘   Id â‰ˆ Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)Â·Vds                          â•‘
â•‘                                                               â•‘
â•‘   â†’ Behaves like a RESISTOR controlled by Vgs                â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ”§ **Parameters Explained**

| Parameter | Symbol | Units | Typical Value (SKY130) |
|-----------|--------|-------|------------------------|
| Electron mobility | Î¼n | cmÂ²/VÂ·s | 400-500 |
| Gate oxide capacitance | Cox | F/cmÂ² | 5-10 fF/Î¼mÂ² |
| Width | W | Î¼m | 0.42 - 10 |
| Length | L | Î¼m | 0.15 (min) |
| Threshold voltage | Vt | V | 0.4-0.7 |

---

### ğŸ“Š **Id vs Vds Curves (Multiple Vgs)**

![Id vs Vds Family of Curves](https://www.researchgate.net/publication/330268528/figure/fig8/AS:961701608427545@1606298939658/The-family-of-curves-of-ID-VDS-for-different-values-of-VGS-The-solid-lines-correspond-to.png)

```
Id (mA)
  â”‚
10â”‚                                  Vgs = 2.5V â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  â”‚                              â•±â”€â”€â”€â”€
  â”‚                          â•±â”€â”€â”€â”€
 8â”‚                      â•±â”€â”€â”€â”€         Vgs = 2.0V â”€â”€â”€â”€â”€â”€â”€â”€â”€
  â”‚                  â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
  â”‚              â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
 6â”‚          â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€            Vgs = 1.5V â”€â”€â”€â”€
  â”‚      â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
  â”‚  â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
 4â”‚â”€â”€â”€â”€         â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
  â”‚         â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
  â”‚     â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
 2â”‚ â•±â”€â”€â”€â”€            â•±â”€â”€â”€â”€
  â”‚â”€â”€â”€â”€         â•±â”€â”€â”€â”€
  â”‚        â•±â”€â”€â”€â”€
 0â”œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vds (V)
  0    0.5    1.0    1.5    2.0    2.5
       â”‚              â”‚
    Linear        Saturation
    Region         Region
```

---

### ğŸšï¸ **Resistive Behavior**

```
For small Vds:

Rds_on â‰ˆ 1 / [Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)]

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                        â”‚
â”‚  Higher Vgs â†’ Lower Rds_on            â”‚
â”‚  Larger W/L â†’ Lower Rds_on            â”‚
â”‚                                        â”‚
â”‚  This is why we use Vgs=VDD           â”‚
â”‚  for pass transistors!                 â”‚
â”‚                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### âš¡ **Key Applications**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                          â”‚
â”‚  ğŸ“± LINEAR REGION APPLICATIONS:                         â”‚
â”‚                                                          â”‚
â”‚  1. Analog Switches                                     â”‚
â”‚     â†’ Low on-resistance                                 â”‚
â”‚                                                          â”‚
â”‚  2. Transmission Gates                                  â”‚
â”‚     â†’ Bidirectional signal passing                      â”‚
â”‚                                                          â”‚
â”‚  3. Source Followers                                    â”‚
â”‚     â†’ Buffer circuits                                   â”‚
â”‚                                                          â”‚
â”‚  4. Resistive Loads                                     â”‚
â”‚     â†’ Variable resistors in analog design               â”‚
â”‚                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸšï¸ Section 6: Drift Current Theory

### ğŸŒŠ **Drift Current Fundamentals**

> Drift current is the flow of charge carriers due to an **electric field**

---

### ğŸ“ **Drift Current Equation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Idrift = -nÂ·qÂ·Î¼nÂ·AÂ·(dV/dx)                                â•‘
â•‘                                                               â•‘
â•‘   Where:                                                      â•‘
â•‘   â€¢ n  = Electron concentration (carriers/cmÂ³)               â•‘
â•‘   â€¢ q  = Electron charge (1.6Ã—10â»Â¹â¹ C)                      â•‘
â•‘   â€¢ Î¼n = Electron mobility (cmÂ²/VÂ·s)                         â•‘
â•‘   â€¢ A  = Cross-sectional area (W Ã— channel depth)            â•‘
â•‘   â€¢ dV/dx = Electric field along channel                     â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### âš¡ **Physical Picture**

```
Source (x=0)                             Drain (x=L)
    â”‚                                         â”‚
    â”‚  E-field â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’â†’         â”‚
    â”‚                                         â”‚
    â–¼  eâ» â† â† â† â† â† â† â† â† â† â† â† â† â† â†        â–¼
    
    â€¢ Electric field: E = -dV/dx
    â€¢ Electrons drift opposite to E-field
    â€¢ Drift velocity: vd = Î¼nÂ·E
    â€¢ Current: Id = nÂ·qÂ·vdÂ·A
```

---

### ğŸ”¬ **Mobility (Î¼n)**

| Factor | Effect on Mobility | Reason |
|--------|-------------------|--------|
| **Temperature â†‘** | Î¼n â†“ | Increased phonon scattering |
| **Doping â†‘** | Î¼n â†“ | Increased impurity scattering |
| **E-field â†‘** | Î¼n â†“ | Velocity saturation |
| **Surface roughness** | Î¼n â†“ | Interface scattering |

---

### ğŸ“Š **Velocity Saturation**

![Velocity Saturation Graph](https://circuitstoday.com/wp-content/uploads/2010/09/electron-velocity-field.jpg)

```
Drift Velocity (cm/s)
  â”‚
  â”‚         â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  vsat â‰ˆ 10â· cm/s
  â”‚        â•±
  â”‚       â•±   Velocity saturation
  â”‚      â•±    (short channel)
  â”‚     â•±
  â”‚    â•±  Linear (long channel)
  â”‚   â•±   vd = Î¼nÂ·E
  â”‚  â•±
  â”‚ â•±
  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> E-field (V/cm)
  0                                    Ecrit â‰ˆ 1-2Ã—10â´
  
  Impact: Current doesn't increase linearly with Vds
```

---

## ğŸ“‰ Section 7: Drain Current Model for Linear Region

### ğŸ§® **Deriving the Drain Current**

```
Step-by-step derivation:

1. Start with drift current at position x:
   I(x) = -Qinv(x)Â·Î¼nÂ·WÂ·(dV/dx)

2. Charge in inversion layer:
   Qinv(x) = -CoxÂ·[Vgs - Vt - V(x)]

3. Substitute:
   Id = Î¼nÂ·CoxÂ·WÂ·[Vgs - Vt - V(x)]Â·(dV/dx)

4. Integrate from source (x=0, V=0) to drain (x=L, V=Vds):
   IdÂ·âˆ«â‚€á´¸ dx = Î¼nÂ·CoxÂ·WÂ·âˆ«â‚€^Vds [Vgs - Vt - V]Â·dV

5. Result:
   Id = Î¼nÂ·CoxÂ·(W/L)Â·[(Vgs - Vt)Â·Vds - VdsÂ²/2]
```

---

### ğŸ“ **Complete Linear Region Equation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Id,lin = Î¼nÂ·CoxÂ·(W/L)Â·[(Vgs - Vt)Â·Vds - VdsÂ²/2]          â•‘
â•‘                                                               â•‘
â•‘   Valid for: Vgs > Vt  AND  Vds < Vdsat = (Vgs - Vt)       â•‘
â•‘                                                               â•‘
â•‘   Simplified (small Vds):                                     â•‘
â•‘   Id,lin â‰ˆ Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)Â·Vds                      â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ¯ **Design Parameters Impact**

```
Parameter      Change    Id Impact
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
W (width)       2Ã—       Id Ã— 2  (linear)
L (length)      2Ã—       Id / 2  (inverse)
Vgs             â†‘        Id â†‘    (linear with Vds)
Vds (small)     â†‘        Id â†‘    (linear)
Vds (large)     â†‘        Id â†‘    (quadratic decay)
```

---

## ğŸš€ Section 8: Saturation Region Operation

### ğŸ”¥ **Saturation Region Basics**

> **Condition**: Vgs > Vt **AND** Vds â‰¥ Vdsat = (Vgs - Vt)

---

### ğŸ­ **Channel Pinch-Off**

![Channel Pinch-Off Diagram](https://www.allaboutcircuits.com/uploads/articles/TB_MCLD_1.JPG)

```
Linear Region:              Saturation Region:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Uniform channel  â”‚       â”‚  Pinched channel â”‚
â”‚â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•>â”‚       â”‚â•â•â•â•â•â•â•â•â•â•â•±      â”‚
â”‚                  â”‚       â”‚         â•± Pinch â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â•±â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  Source    Drain            Source  â†‘  Drain
                                   Pinch
                                   Point
  
When Vds increases beyond Vdsat, 
the channel pinches off near the drain
```

---

### ğŸ“ **Saturation Current Equation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Id,sat = (1/2)Â·Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)Â²                   â•‘
â•‘                                                               â•‘
â•‘   Or with velocity saturation:                                â•‘
â•‘                                                               â•‘
â•‘   Id,sat = WÂ·CoxÂ·vsatÂ·(Vgs - Vt)                            â•‘
â•‘                                                               â•‘
â•‘   Key property: Id is INDEPENDENT of Vds (ideal case)        â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“Š **Complete Id-Vds Characteristics**

![Id-Vds Characteristics](https://www.researchgate.net/publication/330268528/figure/fig8/AS:961701608427545@1606298939658/The-family-of-curves-of-ID-VDS-for-different-values-of-VGS-The-solid-lines-correspond-to.png)

```
Id (mA)
  â”‚
  â”‚                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Vgs = 2.5V
  â”‚                    â•±â”‚
  â”‚                 â•±â”€  â”‚ Saturation (Id constant)
  â”‚              â•±â”€â”€    â”‚
  â”‚          â•±â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Vgs = 2.0V
  â”‚       â•±â”€â”€   â•±â”‚
  â”‚    â•±â”€â”€   â•±â”€â”€ â”‚
  â”‚ â•±â”€â”€  â•±â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Vgs = 1.5V
  â”‚â”€â”€â•±â”€â”€â”€â”€  â•±â”‚
  â”‚â”€â”€â”€â”€â”€â”€â•±â”€â”€â”€â”‚
  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â•±â”‚
  â”œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vds (V)
  0    Vdsat
       â”‚
  Linearâ”‚Saturation
  Regionâ”‚ Region
```

---

### ğŸ¯ **Saturation Point**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                    â”‚
â”‚  Vdsat = Vgs - Vt                                 â”‚
â”‚                                                    â”‚
â”‚  At this point:                                   â”‚
â”‚  â€¢ Channel depth â†’ 0 at drain end                 â”‚
â”‚  â€¢ Further â†‘Vds doesn't â†‘Id (ideal)              â”‚
â”‚  â€¢ Transistor acts as current source              â”‚
â”‚                                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### âš™ï¸ **Key Characteristics**

| Property | Linear Region | Saturation Region |
|----------|---------------|-------------------|
| **Condition** | Vds < Vgs-Vt | Vds â‰¥ Vgs-Vt |
| **Id vs Vds** | Linear then quadratic | Constant (ideally) |
| **Id vs Vgs** | Linear (small Vds) | Quadratic |
| **Channel** | Continuous | Pinched at drain |
| **Output R** | Low | High (current source) |
| **Use Case** | Switches, resistors | Amplifiers, current sources |

---

### ğŸ”¬ **Non-Ideal Effects**

```
Real Saturation Current:

Id,sat = (1/2)Â·Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)Â²Â·(1 + Î»Â·Vds)
                                           â†‘
                                Channel Length Modulation
                                
Where Î» = 1/(LÂ·VA)  and  VA = early voltage

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                        â”‚
â”‚  Channel length modulation causes      â”‚
â”‚  slight â†‘Id with â†‘Vds in saturation   â”‚
â”‚                                        â”‚
â”‚  Shorter L â†’ Larger Î» â†’ More effect   â”‚
â”‚                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### ğŸ’¡ **Design Applications**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  ğŸ¯ SATURATION REGION APPLICATIONS:                      â•‘
â•‘                                                          â•‘
â•‘  âœ“ Analog Amplifiers (high gain)                        â•‘
â•‘  âœ“ Current Mirrors (precise current copy)               â•‘
â•‘  âœ“ Active Loads (high impedance)                        â•‘
â•‘  âœ“ Differential Pairs (input stage)                     â•‘
â•‘  âœ“ Digital Logic (switching, high/low states)           â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ”¬ Section 9: Introduction to SPICE

### ğŸ¯ **What is SPICE?**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                              â•‘
â•‘   SPICE = Simulation Program with Integrated Circuit        â•‘
â•‘           Emphasis                                           â•‘
â•‘                                                              â•‘
â•‘   Originally developed at UC Berkeley (1973)                â•‘
â•‘   Industry standard for circuit simulation                  â•‘
â•‘                                                              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ› ï¸ **SPICE Variants**

| Variant | Type | Features | Use Case |
|---------|------|----------|----------|
| **ngspice** | Open-source | Free, cross-platform | Learning, research |
| **HSPICE** | Commercial | Fast, accurate | Industry standard |
| **LTspice** | Free | User-friendly GUI | Analog design |
| **Spectre** | Commercial | Advanced models | Cadence flow |

---

### ğŸ“ **SPICE Netlist Structure**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SPICE NETLIST COMPONENTS:                      â”‚
â”‚                                                 â”‚
â”‚  1. Title Line (first line, comment)           â”‚
â”‚  2. Element Statements (devices)                â”‚
â”‚  3. Model Statements (.model)                   â”‚
â”‚  4. Source Specifications (V, I)                â”‚
â”‚  5. Analysis Commands (.dc, .tran, .ac)         â”‚
â”‚  6. Output Commands (.print, .plot)             â”‚
â”‚  7. Control Statements (.end)                   â”‚
â”‚                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### ğŸ“‹ **Basic SPICE Netlist Example**

```spice
* NMOS Characteristic Simulation
* Title line (always first)

* MOSFET Declaration
M1 drain gate source bulk NMOS_MODEL W=1u L=0.18u

* Model Definition
.model NMOS_MODEL nmos level=1 vto=0.7 kp=110u

* Voltage Sources
Vgs gate 0 DC 2.5
Vds drain 0 DC 0

* Analysis Command
.dc Vds 0 3 0.01 Vgs 0 3 0.5

* Output
.print dc v(drain) i(Vds)

.end
```

---

### ğŸ”§ **MOSFET Element Syntax**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   M<name> <drain> <gate> <source> <bulk> <model> [params]   â•‘
â•‘                                                               â•‘
â•‘   Example:                                                    â•‘
â•‘   M1 2 1 0 0 NMOS W=10u L=0.5u                              â•‘
â•‘       â”‚ â”‚ â”‚ â”‚   â”‚    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€ Parameters                 â•‘
â•‘       â”‚ â”‚ â”‚ â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Model name                 â•‘
â•‘       â”‚ â”‚ â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Bulk node                  â•‘
â•‘       â”‚ â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Source node                â•‘
â•‘       â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Gate node                  â•‘
â•‘       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Drain node                 â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### âš¡ **Analysis Types**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                          â”‚
â”‚  ğŸ“Š DC ANALYSIS (.dc)                                   â”‚
â”‚     â†’ Sweeps DC voltages/currents                       â”‚
â”‚     â†’ Gets Id-Vds, Id-Vgs curves                        â”‚
â”‚                                                          â”‚
â”‚  â±ï¸  TRANSIENT ANALYSIS (.tran)                         â”‚
â”‚     â†’ Time-domain simulation                            â”‚
â”‚     â†’ Rise/fall times, delays                           â”‚
â”‚                                                          â”‚
â”‚  ã€°ï¸  AC ANALYSIS (.ac)                                  â”‚
â”‚     â†’ Frequency response                                â”‚
â”‚     â†’ Gain, bandwidth                                   â”‚
â”‚                                                          â”‚
â”‚  ğŸ¯ OPERATING POINT (.op)                               â”‚
â”‚     â†’ DC steady-state solution                          â”‚
â”‚     â†’ Bias points                                       â”‚
â”‚                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### ğŸ“Š **DC Sweep Example**

```spice
* Id vs Vds for different Vgs values

.dc Vds 0 3 0.01 Vgs 0.5 2.5 0.5
     â”‚   â”‚ â”‚  â”‚    â”‚   â”‚   â”‚   â”‚
     â”‚   â”‚ â”‚  â”‚    â”‚   â”‚   â”‚   â””â”€ Step for outer sweep
     â”‚   â”‚ â”‚  â”‚    â”‚   â”‚   â””â”€â”€â”€â”€â”€ Stop value (outer)
     â”‚   â”‚ â”‚  â”‚    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€  Start value (outer)
     â”‚   â”‚ â”‚  â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Outer sweep variable
     â”‚   â”‚ â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Step increment
     â”‚   â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Stop value
     â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Start value
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Sweep variable

Result: Multiple curves (one for each Vgs)
```

---

### ğŸ’» **Running SPICE Simulation**

```bash
# Command line (ngspice)
$ ngspice nmos_char.cir

# Or interactive mode
$ ngspice
ngspice 1 -> source nmos_char.cir
ngspice 2 -> run
ngspice 3 -> plot i(vds)
ngspice 4 -> quit

# Batch mode with output
$ ngspice -b nmos_char.cir -o output.txt
```

---

### ğŸ“ˆ **Plotting Results**

```
In SPICE:
plot i(vds)              â†’ Current vs default x-axis
plot vds#branch          â†’ Alternative current syntax
plot v(drain)            â†’ Voltage at node 'drain'
plot i(vds) vs v(drain)  â†’ Custom x-axis

In Python (post-processing):
import matplotlib.pyplot as plt
import numpy as np

# Read SPICE output
data = np.loadtxt('output.txt')
vds = data[:,0]
id = data[:,1]

plt.plot(vds, id*1e3)
plt.xlabel('Vds (V)')
plt.ylabel('Id (mA)')
plt.grid(True)
plt.show()
```

---

## ğŸ“ Section 10: Define Technology Parameters

### ğŸ¯ **SKY130 Technology Overview**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                              â•‘
â•‘   SKY130 = SkyWater 130nm Open-Source PDK                   â•‘
â•‘                                                              â•‘
â•‘   Key Features:                                             â•‘
â•‘   â€¢ 130nm CMOS process                                      â•‘
â•‘   â€¢ Open-source PDK (Process Design Kit)                    â•‘
â•‘   â€¢ Supports analog, digital, and mixed-signal designs      â•‘
â•‘   â€¢ Available through SkyWater Foundry                     â•‘
â•‘                                                              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```
