#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffdd1f15200 .scope module, "CPU" "CPU" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "negative"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "carry"
    .port_info 6 /NODIR 0 "unnamed"
P_0x7ffdd1f1ece0 .param/l "PC" 1 2 22, +C4<00000000000000000000000000001110>;
P_0x7ffdd1f1ed20 .param/l "R1" 1 2 23, +C4<00000000000000000000000000000001>;
P_0x7ffdd1f1ed60 .param/l "R2" 1 2 24, +C4<00000000000000000000000000000010>;
P_0x7ffdd1f1eda0 .param/l "R3" 1 2 25, +C4<00000000000000000000000000000011>;
v0x7ffdd1f4e5f0_0 .net *"_s0", 31 0, L_0x7ffdd1f51180;  1 drivers
L_0x10e2b80e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4e6b0_0 .net/2s *"_s10", 1 0, L_0x10e2b80e0;  1 drivers
v0x7ffdd1f4e750_0 .net *"_s12", 1 0, L_0x7ffdd1f51450;  1 drivers
v0x7ffdd1f4e800_0 .net *"_s16", 31 0, L_0x7ffdd1f516d0;  1 drivers
L_0x10e2b8128 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4e8b0_0 .net *"_s19", 29 0, L_0x10e2b8128;  1 drivers
L_0x10e2b8170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4e9a0_0 .net/2u *"_s20", 31 0, L_0x10e2b8170;  1 drivers
v0x7ffdd1f4ea50_0 .net *"_s22", 0 0, L_0x7ffdd1f51860;  1 drivers
L_0x10e2b81b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4eaf0_0 .net/2u *"_s24", 1 0, L_0x10e2b81b8;  1 drivers
L_0x10e2b8200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4eba0_0 .net/2u *"_s26", 1 0, L_0x10e2b8200;  1 drivers
v0x7ffdd1f4ecb0_0 .net *"_s28", 1 0, L_0x7ffdd1f51980;  1 drivers
L_0x10e2b8008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4ed60_0 .net *"_s3", 29 0, L_0x10e2b8008;  1 drivers
v0x7ffdd1f4ee10_0 .net *"_s32", 31 0, L_0x7ffdd1f51c20;  1 drivers
L_0x10e2b8248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4eec0_0 .net *"_s35", 29 0, L_0x10e2b8248;  1 drivers
L_0x10e2b8290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4ef70_0 .net/2u *"_s36", 31 0, L_0x10e2b8290;  1 drivers
v0x7ffdd1f4f020_0 .net *"_s38", 0 0, L_0x7ffdd1f51dc0;  1 drivers
L_0x10e2b8050 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f0c0_0 .net/2u *"_s4", 31 0, L_0x10e2b8050;  1 drivers
L_0x10e2b82d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f170_0 .net/2s *"_s40", 1 0, L_0x10e2b82d8;  1 drivers
L_0x10e2b8320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f300_0 .net/2s *"_s42", 1 0, L_0x10e2b8320;  1 drivers
v0x7ffdd1f4f390_0 .net *"_s44", 1 0, L_0x7ffdd1f51ea0;  1 drivers
v0x7ffdd1f4f440_0 .net *"_s48", 31 0, L_0x7ffdd1f52140;  1 drivers
L_0x10e2b8368 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f4f0_0 .net *"_s51", 29 0, L_0x10e2b8368;  1 drivers
L_0x10e2b83b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f5a0_0 .net/2u *"_s52", 31 0, L_0x10e2b83b0;  1 drivers
v0x7ffdd1f4f650_0 .net *"_s54", 0 0, L_0x7ffdd1f52290;  1 drivers
L_0x10e2b83f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f6f0_0 .net/2s *"_s56", 1 0, L_0x10e2b83f8;  1 drivers
L_0x10e2b8440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4f7a0_0 .net/2s *"_s58", 1 0, L_0x10e2b8440;  1 drivers
v0x7ffdd1f4f850_0 .net *"_s6", 0 0, L_0x7ffdd1f51310;  1 drivers
v0x7ffdd1f4f8f0_0 .net *"_s60", 1 0, L_0x7ffdd1f52370;  1 drivers
v0x7ffdd1f4f9a0_0 .net *"_s64", 31 0, L_0x7ffdd1f52630;  1 drivers
L_0x10e2b8488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4fa50_0 .net *"_s67", 29 0, L_0x10e2b8488;  1 drivers
L_0x10e2b84d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4fb00_0 .net/2u *"_s68", 31 0, L_0x10e2b84d0;  1 drivers
v0x7ffdd1f4fbb0_0 .net *"_s70", 0 0, L_0x7ffdd1f528a0;  1 drivers
L_0x10e2b8518 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4fc50_0 .net/2s *"_s72", 1 0, L_0x10e2b8518;  1 drivers
L_0x10e2b8560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4fd00_0 .net/2s *"_s74", 1 0, L_0x10e2b8560;  1 drivers
v0x7ffdd1f4f220_0 .net *"_s76", 1 0, L_0x7ffdd1f52940;  1 drivers
L_0x10e2b8098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4ff90_0 .net/2s *"_s8", 1 0, L_0x10e2b8098;  1 drivers
v0x7ffdd1f50020_0 .net "alu_clk", 0 0, L_0x7ffdd1f52510;  1 drivers
v0x7ffdd1f500d0_0 .net "bits_to_shift", 4 0, v0x7ffdd1f4c930_0;  1 drivers
v0x7ffdd1f50160_0 .net "carry", 0 0, v0x7ffdd1f4bfe0_0;  1 drivers
o0x10e28dce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffdd1f50210_0 .net "clk", 0 0, o0x10e28dce8;  0 drivers
v0x7ffdd1f502a0_0 .net "condition", 1 0, v0x7ffdd1f4ca80_0;  1 drivers
v0x7ffdd1f50330_0 .var "current_state", 1 0;
v0x7ffdd1f503c0_0 .net "dec_clk", 0 0, L_0x7ffdd1f52020;  1 drivers
v0x7ffdd1f50470_0 .net "dest_reg", 2 0, v0x7ffdd1f4cb40_0;  1 drivers
v0x7ffdd1f50540_0 .net "fetch_clk", 0 0, L_0x7ffdd1f52a80;  1 drivers
v0x7ffdd1f505d0_0 .var "load", 0 0;
v0x7ffdd1f50660_0 .net "negative", 0 0, L_0x7ffdd1f68e70;  1 drivers
v0x7ffdd1f50710_0 .net "next_state", 1 0, L_0x7ffdd1f51ac0;  1 drivers
v0x7ffdd1f507a0_0 .net "op_code", 3 0, v0x7ffdd1f4cbf0_0;  1 drivers
v0x7ffdd1f50880_0 .net "overflow", 0 0, v0x7ffdd1f4c330_0;  1 drivers
v0x7ffdd1f50910_0 .var "pc", 4 0;
v0x7ffdd1f509c0_0 .var "ram_chip_enable", 0 0;
v0x7ffdd1f50a70_0 .net "ram_in_data_1", 15 0, v0x7ffdd1f4bb20_0;  1 drivers
v0x7ffdd1f50b40_0 .net "ram_out_data_1", 15 0, v0x7ffdd1f4d8c0_0;  1 drivers
v0x7ffdd1f50bd0_0 .net "ram_out_data_2", 15 0, v0x7ffdd1f4d9f0_0;  1 drivers
v0x7ffdd1f50d70_0 .net "ram_read_write", 0 0, L_0x7ffdd1f515f0;  1 drivers
v0x7ffdd1f50e00_0 .net "raw_instruction", 15 0, L_0x7ffdd1f690e0;  1 drivers
o0x10e28dda8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffdd1f50e90_0 .net "rst", 0 0, o0x10e28dda8;  0 drivers
v0x7ffdd1f50f20_0 .net "source_reg_one", 2 0, v0x7ffdd1f4cd70_0;  1 drivers
v0x7ffdd1f50ff0_0 .net "source_reg_two", 2 0, v0x7ffdd1f4ce20_0;  1 drivers
v0x7ffdd1f510c0_0 .net "zero", 0 0, L_0x7ffdd1f69030;  1 drivers
E_0x7ffdd1f1fed0 .event posedge, v0x7ffdd1f50540_0;
E_0x7ffdd1f1fbd0 .event posedge, v0x7ffdd1f50e90_0;
E_0x7ffdd1f18a50 .event posedge, v0x7ffdd1f50210_0;
L_0x7ffdd1f51180 .concat [ 2 30 0 0], v0x7ffdd1f50330_0, L_0x10e2b8008;
L_0x7ffdd1f51310 .cmp/eq 32, L_0x7ffdd1f51180, L_0x10e2b8050;
L_0x7ffdd1f51450 .functor MUXZ 2, L_0x10e2b80e0, L_0x10e2b8098, L_0x7ffdd1f51310, C4<>;
L_0x7ffdd1f515f0 .part L_0x7ffdd1f51450, 0, 1;
L_0x7ffdd1f516d0 .concat [ 2 30 0 0], v0x7ffdd1f50330_0, L_0x10e2b8128;
L_0x7ffdd1f51860 .cmp/eq 32, L_0x7ffdd1f516d0, L_0x10e2b8170;
L_0x7ffdd1f51980 .arith/sum 2, v0x7ffdd1f50330_0, L_0x10e2b8200;
L_0x7ffdd1f51ac0 .functor MUXZ 2, L_0x7ffdd1f51980, L_0x10e2b81b8, L_0x7ffdd1f51860, C4<>;
L_0x7ffdd1f51c20 .concat [ 2 30 0 0], v0x7ffdd1f50330_0, L_0x10e2b8248;
L_0x7ffdd1f51dc0 .cmp/eq 32, L_0x7ffdd1f51c20, L_0x10e2b8290;
L_0x7ffdd1f51ea0 .functor MUXZ 2, L_0x10e2b8320, L_0x10e2b82d8, L_0x7ffdd1f51dc0, C4<>;
L_0x7ffdd1f52020 .part L_0x7ffdd1f51ea0, 0, 1;
L_0x7ffdd1f52140 .concat [ 2 30 0 0], v0x7ffdd1f50330_0, L_0x10e2b8368;
L_0x7ffdd1f52290 .cmp/eq 32, L_0x7ffdd1f52140, L_0x10e2b83b0;
L_0x7ffdd1f52370 .functor MUXZ 2, L_0x10e2b8440, L_0x10e2b83f8, L_0x7ffdd1f52290, C4<>;
L_0x7ffdd1f52510 .part L_0x7ffdd1f52370, 0, 1;
L_0x7ffdd1f52630 .concat [ 2 30 0 0], v0x7ffdd1f50330_0, L_0x10e2b8488;
L_0x7ffdd1f528a0 .cmp/eq 32, L_0x7ffdd1f52630, L_0x10e2b84d0;
L_0x7ffdd1f52940 .functor MUXZ 2, L_0x10e2b8560, L_0x10e2b8518, L_0x7ffdd1f528a0, C4<>;
L_0x7ffdd1f52a80 .part L_0x7ffdd1f52940, 0, 1;
S_0x7ffdd1f1f990 .scope module, "ALU" "ALU" 2 100, 3 16 0, S_0x7ffdd1f15200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "R1"
    .port_info 1 /OUTPUT 1 "negative"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /INPUT 4 "optcode"
    .port_info 6 /INPUT 16 "R2"
    .port_info 7 /INPUT 16 "R3"
    .port_info 8 /INPUT 5 "shift"
    .port_info 9 /INPUT 1 "clk"
P_0x7ffdd1f0ab30 .param/l "n" 0 3 31, +C4<00000000000000000000000000000101>;
L_0x7ffdd1f68d80 .functor BUFZ 16, L_0x7ffdd1f65d80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ffdd1f69030 .functor NOT 1, L_0x7ffdd1f68f10, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4bb20_0 .var "R1", 15 0;
v0x7ffdd1f4bbe0_0 .net "R2", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f4bc80_0 .net "R3", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f4bd10_0 .net *"_s36", 0 0, L_0x7ffdd1f68f10;  1 drivers
v0x7ffdd1f4bdb0 .array "answer_wires", 9 0;
v0x7ffdd1f4bdb0_0 .net v0x7ffdd1f4bdb0 0, 15 0, L_0x7ffdd1f5bfd0; 1 drivers
v0x7ffdd1f4bdb0_1 .net v0x7ffdd1f4bdb0 1, 15 0, L_0x7ffdd1f65d80; 1 drivers
v0x7ffdd1f4bdb0_2 .net v0x7ffdd1f4bdb0 2, 15 0, L_0x7ffdd1f67350; 1 drivers
v0x7ffdd1f4bdb0_3 .net v0x7ffdd1f4bdb0 3, 15 0, L_0x7ffdd1f67dd0; 1 drivers
v0x7ffdd1f4bdb0_4 .net v0x7ffdd1f4bdb0 4, 15 0, L_0x7ffdd1f67e80; 1 drivers
v0x7ffdd1f4bdb0_5 .net v0x7ffdd1f4bdb0 5, 15 0, L_0x7ffdd1f67f30; 1 drivers
v0x7ffdd1f4bdb0_6 .net v0x7ffdd1f4bdb0 6, 15 0, L_0x7ffdd1f67fe0; 1 drivers
v0x7ffdd1f4bdb0_7 .net v0x7ffdd1f4bdb0 7, 15 0, L_0x7ffdd1f683c0; 1 drivers
v0x7ffdd1f4bdb0_8 .net v0x7ffdd1f4bdb0 8, 15 0, L_0x7ffdd1f68960; 1 drivers
v0x7ffdd1f4bdb0_9 .net v0x7ffdd1f4bdb0 9, 15 0, L_0x7ffdd1f68d80; 1 drivers
v0x7ffdd1f4bfe0_0 .var "carry", 0 0;
v0x7ffdd1f4c070_0 .net "carry_array", 5 0, L_0x7ffdd1f68b60;  1 drivers
v0x7ffdd1f4c100_0 .net "clk", 0 0, L_0x7ffdd1f52510;  alias, 1 drivers
v0x7ffdd1f4c190_0 .net "negative", 0 0, L_0x7ffdd1f68e70;  alias, 1 drivers
v0x7ffdd1f4c2a0_0 .net "optcode", 3 0, v0x7ffdd1f4cbf0_0;  alias, 1 drivers
v0x7ffdd1f4c330_0 .var "overflow", 0 0;
v0x7ffdd1f4c3d0_0 .net "overflow_array", 2 0, L_0x7ffdd1f67cb0;  1 drivers
v0x7ffdd1f4c480_0 .net "shift", 4 0, v0x7ffdd1f4c930_0;  alias, 1 drivers
v0x7ffdd1f4c520_0 .net "zero", 0 0, L_0x7ffdd1f69030;  alias, 1 drivers
E_0x7ffdd1f1d590 .event posedge, v0x7ffdd1f4c100_0;
L_0x7ffdd1f67cb0 .concat8 [ 1 1 1 0], L_0x7ffdd1f5cba0, L_0x7ffdd1f66a70, L_0x7ffdd1f67bc0;
LS_0x7ffdd1f68b60_0_0 .concat8 [ 1 1 1 1], L_0x7ffdd1f5d110, L_0x7ffdd1f66fe0, L_0x7ffdd1f672b0, L_0x7ffdd1f682e0;
LS_0x7ffdd1f68b60_0_4 .concat8 [ 1 1 0 0], L_0x7ffdd1f68740, L_0x7ffdd1f68ac0;
L_0x7ffdd1f68b60 .concat8 [ 4 2 0 0], LS_0x7ffdd1f68b60_0_0, LS_0x7ffdd1f68b60_0_4;
L_0x7ffdd1f68e70 .part v0x7ffdd1f4bb20_0, 15, 1;
L_0x7ffdd1f68f10 .reduce/or v0x7ffdd1f4bb20_0;
S_0x7ffdd1f1e890 .scope module, "a" "ADDER_N_BIT" 3 50, 4 5 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7ffdd1f05af0 .param/l "size" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f5cba0 .functor XOR 1, L_0x7ffdd1f5ced0, L_0x7ffdd1f5cb00, C4<0>, C4<0>;
L_0x10e2b8638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f3a580_0 .net/2s *"_s116", 0 0, L_0x10e2b8638;  1 drivers
v0x7ffdd1f3a610_0 .net *"_s119", 0 0, L_0x7ffdd1f5ced0;  1 drivers
v0x7ffdd1f3a6a0_0 .net *"_s121", 0 0, L_0x7ffdd1f5cb00;  1 drivers
v0x7ffdd1f3a740_0 .net "carry", 16 0, L_0x7ffdd1f579d0;  1 drivers
v0x7ffdd1f3a7f0_0 .net "cout", 0 0, L_0x7ffdd1f5d110;  1 drivers
v0x7ffdd1f3a8d0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f3a980_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f3aa30_0 .net "out", 15 0, L_0x7ffdd1f5bfd0;  alias, 1 drivers
v0x7ffdd1f3aae0_0 .net "overflow", 0 0, L_0x7ffdd1f5cba0;  1 drivers
L_0x7ffdd1f53310 .part v0x7ffdd1f4d8c0_0, 0, 1;
L_0x7ffdd1f53430 .part v0x7ffdd1f4d9f0_0, 0, 1;
L_0x7ffdd1f53550 .part L_0x7ffdd1f579d0, 0, 1;
L_0x7ffdd1f53c60 .part v0x7ffdd1f4d8c0_0, 1, 1;
L_0x7ffdd1f53d80 .part v0x7ffdd1f4d9f0_0, 1, 1;
L_0x7ffdd1f53ea0 .part L_0x7ffdd1f579d0, 1, 1;
L_0x7ffdd1f54590 .part v0x7ffdd1f4d8c0_0, 2, 1;
L_0x7ffdd1f546b0 .part v0x7ffdd1f4d9f0_0, 2, 1;
L_0x7ffdd1f547d0 .part L_0x7ffdd1f579d0, 2, 1;
L_0x7ffdd1f54ee0 .part v0x7ffdd1f4d8c0_0, 3, 1;
L_0x7ffdd1f4b0d0 .part v0x7ffdd1f4d9f0_0, 3, 1;
L_0x7ffdd1f55280 .part L_0x7ffdd1f579d0, 3, 1;
L_0x7ffdd1f55950 .part v0x7ffdd1f4d8c0_0, 4, 1;
L_0x7ffdd1f55ae0 .part v0x7ffdd1f4d9f0_0, 4, 1;
L_0x7ffdd1f55c00 .part L_0x7ffdd1f579d0, 4, 1;
L_0x7ffdd1f56290 .part v0x7ffdd1f4d8c0_0, 5, 1;
L_0x7ffdd1f563b0 .part v0x7ffdd1f4d9f0_0, 5, 1;
L_0x7ffdd1f56560 .part L_0x7ffdd1f579d0, 5, 1;
L_0x7ffdd1f56bb0 .part v0x7ffdd1f4d8c0_0, 6, 1;
L_0x7ffdd1f56d70 .part v0x7ffdd1f4d9f0_0, 6, 1;
L_0x7ffdd1f56e90 .part L_0x7ffdd1f579d0, 6, 1;
L_0x7ffdd1f574f0 .part v0x7ffdd1f4d8c0_0, 7, 1;
L_0x7ffdd1f57610 .part v0x7ffdd1f4d9f0_0, 7, 1;
L_0x7ffdd1f57930 .part L_0x7ffdd1f579d0, 7, 1;
L_0x7ffdd1f57ff0 .part v0x7ffdd1f4d8c0_0, 8, 1;
L_0x7ffdd1f58110 .part v0x7ffdd1f4d9f0_0, 8, 1;
L_0x7ffdd1f58230 .part L_0x7ffdd1f579d0, 8, 1;
L_0x7ffdd1f58910 .part v0x7ffdd1f4d8c0_0, 9, 1;
L_0x7ffdd1f58a30 .part v0x7ffdd1f4d9f0_0, 9, 1;
L_0x7ffdd1f58c40 .part L_0x7ffdd1f579d0, 9, 1;
L_0x7ffdd1f59220 .part v0x7ffdd1f4d8c0_0, 10, 1;
L_0x7ffdd1f59440 .part v0x7ffdd1f4d9f0_0, 10, 1;
L_0x7ffdd1f58b50 .part L_0x7ffdd1f579d0, 10, 1;
L_0x7ffdd1f59b60 .part v0x7ffdd1f4d8c0_0, 11, 1;
L_0x7ffdd1f59c80 .part v0x7ffdd1f4d9f0_0, 11, 1;
L_0x7ffdd1f595e0 .part L_0x7ffdd1f579d0, 11, 1;
L_0x7ffdd1f5a470 .part v0x7ffdd1f4d8c0_0, 12, 1;
L_0x7ffdd1f59da0 .part v0x7ffdd1f4d9f0_0, 12, 1;
L_0x7ffdd1f5a6c0 .part L_0x7ffdd1f579d0, 12, 1;
L_0x7ffdd1f5ad90 .part v0x7ffdd1f4d8c0_0, 13, 1;
L_0x7ffdd1f5aeb0 .part v0x7ffdd1f4d9f0_0, 13, 1;
L_0x7ffdd1f5a7e0 .part L_0x7ffdd1f579d0, 13, 1;
L_0x7ffdd1f5b6a0 .part v0x7ffdd1f4d8c0_0, 14, 1;
L_0x7ffdd1f5afd0 .part v0x7ffdd1f4d9f0_0, 14, 1;
L_0x7ffdd1f5b920 .part L_0x7ffdd1f579d0, 14, 1;
LS_0x7ffdd1f5bfd0_0_0 .concat8 [ 1 1 1 1], L_0x7ffdd1f52dc0, L_0x7ffdd1f53710, L_0x7ffdd1f54060, L_0x7ffdd1f54990;
LS_0x7ffdd1f5bfd0_0_4 .concat8 [ 1 1 1 1], L_0x7ffdd1f55440, L_0x7ffdd1f55dc0, L_0x7ffdd1f566a0, L_0x7ffdd1f56fe0;
LS_0x7ffdd1f5bfd0_0_8 .concat8 [ 1 1 1 1], L_0x7ffdd1f57ad0, L_0x7ffdd1f583f0, L_0x7ffdd1f58ce0, L_0x7ffdd1f596f0;
LS_0x7ffdd1f5bfd0_0_12 .concat8 [ 1 1 1 1], L_0x7ffdd1f59fe0, L_0x7ffdd1f5a920, L_0x7ffdd1f5b1c0, L_0x7ffdd1f5b860;
L_0x7ffdd1f5bfd0 .concat8 [ 4 4 4 4], LS_0x7ffdd1f5bfd0_0_0, LS_0x7ffdd1f5bfd0_0_4, LS_0x7ffdd1f5bfd0_0_8, LS_0x7ffdd1f5bfd0_0_12;
L_0x7ffdd1f5c540 .part v0x7ffdd1f4d8c0_0, 15, 1;
L_0x7ffdd1f5ba40 .part v0x7ffdd1f4d9f0_0, 15, 1;
L_0x7ffdd1f5c7e0 .part L_0x7ffdd1f579d0, 15, 1;
LS_0x7ffdd1f579d0_0_0 .concat8 [ 1 1 1 1], L_0x10e2b8638, L_0x7ffdd1f531e0, L_0x7ffdd1f53b30, L_0x7ffdd1f54460;
LS_0x7ffdd1f579d0_0_4 .concat8 [ 1 1 1 1], L_0x7ffdd1f54db0, L_0x7ffdd1f55820, L_0x7ffdd1f56160, L_0x7ffdd1f56a80;
LS_0x7ffdd1f579d0_0_8 .concat8 [ 1 1 1 1], L_0x7ffdd1f573c0, L_0x7ffdd1f57e90, L_0x7ffdd1f587b0, L_0x7ffdd1f590c0;
LS_0x7ffdd1f579d0_0_12 .concat8 [ 1 1 1 1], L_0x7ffdd1f59a00, L_0x7ffdd1f5a310, L_0x7ffdd1f5ac30, L_0x7ffdd1f5b540;
LS_0x7ffdd1f579d0_0_16 .concat8 [ 1 0 0 0], L_0x7ffdd1f5be70;
LS_0x7ffdd1f579d0_1_0 .concat8 [ 4 4 4 4], LS_0x7ffdd1f579d0_0_0, LS_0x7ffdd1f579d0_0_4, LS_0x7ffdd1f579d0_0_8, LS_0x7ffdd1f579d0_0_12;
LS_0x7ffdd1f579d0_1_4 .concat8 [ 1 0 0 0], LS_0x7ffdd1f579d0_0_16;
L_0x7ffdd1f579d0 .concat8 [ 16 1 0 0], LS_0x7ffdd1f579d0_1_0, LS_0x7ffdd1f579d0_1_4;
L_0x7ffdd1f5ced0 .part L_0x7ffdd1f579d0, 16, 1;
L_0x7ffdd1f5cb00 .part L_0x7ffdd1f579d0, 15, 1;
L_0x7ffdd1f5d110 .part L_0x7ffdd1f579d0, 16, 1;
S_0x7ffdd1f1d400 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f03010 .param/l "i" 0 4 19, +C4<00>;
S_0x7ffdd1f1e0c0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f1d400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f52ea0 .functor AND 1, L_0x7ffdd1f53310, L_0x7ffdd1f53430, C4<1>, C4<1>;
L_0x7ffdd1f52fb0 .functor AND 1, L_0x7ffdd1f53310, L_0x7ffdd1f53550, C4<1>, C4<1>;
L_0x7ffdd1f53060 .functor OR 1, L_0x7ffdd1f52ea0, L_0x7ffdd1f52fb0, C4<0>, C4<0>;
L_0x7ffdd1f53150 .functor AND 1, L_0x7ffdd1f53430, L_0x7ffdd1f53550, C4<1>, C4<1>;
L_0x7ffdd1f531e0 .functor OR 1, L_0x7ffdd1f53060, L_0x7ffdd1f53150, C4<0>, C4<0>;
v0x7ffdd1f19930_0 .net *"_s0", 2 0, L_0x7ffdd1f52d20;  1 drivers
v0x7ffdd1f2e820_0 .net *"_s10", 0 0, L_0x7ffdd1f53150;  1 drivers
v0x7ffdd1f2e8d0_0 .net *"_s4", 0 0, L_0x7ffdd1f52ea0;  1 drivers
v0x7ffdd1f2e990_0 .net *"_s6", 0 0, L_0x7ffdd1f52fb0;  1 drivers
v0x7ffdd1f2ea40_0 .net *"_s8", 0 0, L_0x7ffdd1f53060;  1 drivers
v0x7ffdd1f2eb30_0 .net "a", 0 0, L_0x7ffdd1f53310;  1 drivers
v0x7ffdd1f2ebd0_0 .net "b", 0 0, L_0x7ffdd1f53430;  1 drivers
v0x7ffdd1f2ec70_0 .net "cin", 0 0, L_0x7ffdd1f53550;  1 drivers
v0x7ffdd1f2ed10_0 .net "cout", 0 0, L_0x7ffdd1f531e0;  1 drivers
v0x7ffdd1f2ee20_0 .net "sum", 0 0, L_0x7ffdd1f52dc0;  1 drivers
L_0x7ffdd1f52d20 .concat [ 1 1 1 0], L_0x7ffdd1f53550, L_0x7ffdd1f53430, L_0x7ffdd1f53310;
L_0x7ffdd1f52dc0 .reduce/xor L_0x7ffdd1f52d20;
S_0x7ffdd1f2ef30 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f2f0e0 .param/l "i" 0 4 19, +C4<01>;
S_0x7ffdd1f2f160 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f2ef30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f537f0 .functor AND 1, L_0x7ffdd1f53c60, L_0x7ffdd1f53d80, C4<1>, C4<1>;
L_0x7ffdd1f53900 .functor AND 1, L_0x7ffdd1f53c60, L_0x7ffdd1f53ea0, C4<1>, C4<1>;
L_0x7ffdd1f539b0 .functor OR 1, L_0x7ffdd1f537f0, L_0x7ffdd1f53900, C4<0>, C4<0>;
L_0x7ffdd1f53aa0 .functor AND 1, L_0x7ffdd1f53d80, L_0x7ffdd1f53ea0, C4<1>, C4<1>;
L_0x7ffdd1f53b30 .functor OR 1, L_0x7ffdd1f539b0, L_0x7ffdd1f53aa0, C4<0>, C4<0>;
v0x7ffdd1f2f390_0 .net *"_s0", 2 0, L_0x7ffdd1f53670;  1 drivers
v0x7ffdd1f2f440_0 .net *"_s10", 0 0, L_0x7ffdd1f53aa0;  1 drivers
v0x7ffdd1f2f4f0_0 .net *"_s4", 0 0, L_0x7ffdd1f537f0;  1 drivers
v0x7ffdd1f2f5b0_0 .net *"_s6", 0 0, L_0x7ffdd1f53900;  1 drivers
v0x7ffdd1f2f660_0 .net *"_s8", 0 0, L_0x7ffdd1f539b0;  1 drivers
v0x7ffdd1f2f750_0 .net "a", 0 0, L_0x7ffdd1f53c60;  1 drivers
v0x7ffdd1f2f7f0_0 .net "b", 0 0, L_0x7ffdd1f53d80;  1 drivers
v0x7ffdd1f2f890_0 .net "cin", 0 0, L_0x7ffdd1f53ea0;  1 drivers
v0x7ffdd1f2f930_0 .net "cout", 0 0, L_0x7ffdd1f53b30;  1 drivers
v0x7ffdd1f2fa40_0 .net "sum", 0 0, L_0x7ffdd1f53710;  1 drivers
L_0x7ffdd1f53670 .concat [ 1 1 1 0], L_0x7ffdd1f53ea0, L_0x7ffdd1f53d80, L_0x7ffdd1f53c60;
L_0x7ffdd1f53710 .reduce/xor L_0x7ffdd1f53670;
S_0x7ffdd1f2fb50 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f2fd00 .param/l "i" 0 4 19, +C4<010>;
S_0x7ffdd1f2fd80 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f2fb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f54140 .functor AND 1, L_0x7ffdd1f54590, L_0x7ffdd1f546b0, C4<1>, C4<1>;
L_0x7ffdd1f54230 .functor AND 1, L_0x7ffdd1f54590, L_0x7ffdd1f547d0, C4<1>, C4<1>;
L_0x7ffdd1f542e0 .functor OR 1, L_0x7ffdd1f54140, L_0x7ffdd1f54230, C4<0>, C4<0>;
L_0x7ffdd1f543d0 .functor AND 1, L_0x7ffdd1f546b0, L_0x7ffdd1f547d0, C4<1>, C4<1>;
L_0x7ffdd1f54460 .functor OR 1, L_0x7ffdd1f542e0, L_0x7ffdd1f543d0, C4<0>, C4<0>;
v0x7ffdd1f2ffb0_0 .net *"_s0", 2 0, L_0x7ffdd1f53fc0;  1 drivers
v0x7ffdd1f30070_0 .net *"_s10", 0 0, L_0x7ffdd1f543d0;  1 drivers
v0x7ffdd1f30120_0 .net *"_s4", 0 0, L_0x7ffdd1f54140;  1 drivers
v0x7ffdd1f301e0_0 .net *"_s6", 0 0, L_0x7ffdd1f54230;  1 drivers
v0x7ffdd1f30290_0 .net *"_s8", 0 0, L_0x7ffdd1f542e0;  1 drivers
v0x7ffdd1f30380_0 .net "a", 0 0, L_0x7ffdd1f54590;  1 drivers
v0x7ffdd1f30420_0 .net "b", 0 0, L_0x7ffdd1f546b0;  1 drivers
v0x7ffdd1f304c0_0 .net "cin", 0 0, L_0x7ffdd1f547d0;  1 drivers
v0x7ffdd1f30560_0 .net "cout", 0 0, L_0x7ffdd1f54460;  1 drivers
v0x7ffdd1f30670_0 .net "sum", 0 0, L_0x7ffdd1f54060;  1 drivers
L_0x7ffdd1f53fc0 .concat [ 1 1 1 0], L_0x7ffdd1f547d0, L_0x7ffdd1f546b0, L_0x7ffdd1f54590;
L_0x7ffdd1f54060 .reduce/xor L_0x7ffdd1f53fc0;
S_0x7ffdd1f30780 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f30930 .param/l "i" 0 4 19, +C4<011>;
S_0x7ffdd1f309b0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f30780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f54a70 .functor AND 1, L_0x7ffdd1f54ee0, L_0x7ffdd1f4b0d0, C4<1>, C4<1>;
L_0x7ffdd1f54b80 .functor AND 1, L_0x7ffdd1f54ee0, L_0x7ffdd1f55280, C4<1>, C4<1>;
L_0x7ffdd1f54c30 .functor OR 1, L_0x7ffdd1f54a70, L_0x7ffdd1f54b80, C4<0>, C4<0>;
L_0x7ffdd1f54d20 .functor AND 1, L_0x7ffdd1f4b0d0, L_0x7ffdd1f55280, C4<1>, C4<1>;
L_0x7ffdd1f54db0 .functor OR 1, L_0x7ffdd1f54c30, L_0x7ffdd1f54d20, C4<0>, C4<0>;
v0x7ffdd1f30be0_0 .net *"_s0", 2 0, L_0x7ffdd1f548f0;  1 drivers
v0x7ffdd1f30c90_0 .net *"_s10", 0 0, L_0x7ffdd1f54d20;  1 drivers
v0x7ffdd1f30d40_0 .net *"_s4", 0 0, L_0x7ffdd1f54a70;  1 drivers
v0x7ffdd1f30e00_0 .net *"_s6", 0 0, L_0x7ffdd1f54b80;  1 drivers
v0x7ffdd1f30eb0_0 .net *"_s8", 0 0, L_0x7ffdd1f54c30;  1 drivers
v0x7ffdd1f30fa0_0 .net "a", 0 0, L_0x7ffdd1f54ee0;  1 drivers
v0x7ffdd1f31040_0 .net "b", 0 0, L_0x7ffdd1f4b0d0;  1 drivers
v0x7ffdd1f310e0_0 .net "cin", 0 0, L_0x7ffdd1f55280;  1 drivers
v0x7ffdd1f31180_0 .net "cout", 0 0, L_0x7ffdd1f54db0;  1 drivers
v0x7ffdd1f31290_0 .net "sum", 0 0, L_0x7ffdd1f54990;  1 drivers
L_0x7ffdd1f548f0 .concat [ 1 1 1 0], L_0x7ffdd1f55280, L_0x7ffdd1f4b0d0, L_0x7ffdd1f54ee0;
L_0x7ffdd1f54990 .reduce/xor L_0x7ffdd1f548f0;
S_0x7ffdd1f313a0 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f31590 .param/l "i" 0 4 19, +C4<0100>;
S_0x7ffdd1f31610 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f313a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f554e0 .functor AND 1, L_0x7ffdd1f55950, L_0x7ffdd1f55ae0, C4<1>, C4<1>;
L_0x7ffdd1f555f0 .functor AND 1, L_0x7ffdd1f55950, L_0x7ffdd1f55c00, C4<1>, C4<1>;
L_0x7ffdd1f556a0 .functor OR 1, L_0x7ffdd1f554e0, L_0x7ffdd1f555f0, C4<0>, C4<0>;
L_0x7ffdd1f55790 .functor AND 1, L_0x7ffdd1f55ae0, L_0x7ffdd1f55c00, C4<1>, C4<1>;
L_0x7ffdd1f55820 .functor OR 1, L_0x7ffdd1f556a0, L_0x7ffdd1f55790, C4<0>, C4<0>;
v0x7ffdd1f31840_0 .net *"_s0", 2 0, L_0x7ffdd1f553a0;  1 drivers
v0x7ffdd1f318d0_0 .net *"_s10", 0 0, L_0x7ffdd1f55790;  1 drivers
v0x7ffdd1f31980_0 .net *"_s4", 0 0, L_0x7ffdd1f554e0;  1 drivers
v0x7ffdd1f31a40_0 .net *"_s6", 0 0, L_0x7ffdd1f555f0;  1 drivers
v0x7ffdd1f31af0_0 .net *"_s8", 0 0, L_0x7ffdd1f556a0;  1 drivers
v0x7ffdd1f31be0_0 .net "a", 0 0, L_0x7ffdd1f55950;  1 drivers
v0x7ffdd1f31c80_0 .net "b", 0 0, L_0x7ffdd1f55ae0;  1 drivers
v0x7ffdd1f31d20_0 .net "cin", 0 0, L_0x7ffdd1f55c00;  1 drivers
v0x7ffdd1f31dc0_0 .net "cout", 0 0, L_0x7ffdd1f55820;  1 drivers
v0x7ffdd1f31ed0_0 .net "sum", 0 0, L_0x7ffdd1f55440;  1 drivers
L_0x7ffdd1f553a0 .concat [ 1 1 1 0], L_0x7ffdd1f55c00, L_0x7ffdd1f55ae0, L_0x7ffdd1f55950;
L_0x7ffdd1f55440 .reduce/xor L_0x7ffdd1f553a0;
S_0x7ffdd1f31fe0 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f32190 .param/l "i" 0 4 19, +C4<0101>;
S_0x7ffdd1f32210 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f31fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f55e60 .functor AND 1, L_0x7ffdd1f56290, L_0x7ffdd1f563b0, C4<1>, C4<1>;
L_0x7ffdd1f55f50 .functor AND 1, L_0x7ffdd1f56290, L_0x7ffdd1f56560, C4<1>, C4<1>;
L_0x7ffdd1f56000 .functor OR 1, L_0x7ffdd1f55e60, L_0x7ffdd1f55f50, C4<0>, C4<0>;
L_0x7ffdd1f560f0 .functor AND 1, L_0x7ffdd1f563b0, L_0x7ffdd1f56560, C4<1>, C4<1>;
L_0x7ffdd1f56160 .functor OR 1, L_0x7ffdd1f56000, L_0x7ffdd1f560f0, C4<0>, C4<0>;
v0x7ffdd1f32440_0 .net *"_s0", 2 0, L_0x7ffdd1f55d20;  1 drivers
v0x7ffdd1f324f0_0 .net *"_s10", 0 0, L_0x7ffdd1f560f0;  1 drivers
v0x7ffdd1f325a0_0 .net *"_s4", 0 0, L_0x7ffdd1f55e60;  1 drivers
v0x7ffdd1f32660_0 .net *"_s6", 0 0, L_0x7ffdd1f55f50;  1 drivers
v0x7ffdd1f32710_0 .net *"_s8", 0 0, L_0x7ffdd1f56000;  1 drivers
v0x7ffdd1f32800_0 .net "a", 0 0, L_0x7ffdd1f56290;  1 drivers
v0x7ffdd1f328a0_0 .net "b", 0 0, L_0x7ffdd1f563b0;  1 drivers
v0x7ffdd1f32940_0 .net "cin", 0 0, L_0x7ffdd1f56560;  1 drivers
v0x7ffdd1f329e0_0 .net "cout", 0 0, L_0x7ffdd1f56160;  1 drivers
v0x7ffdd1f32af0_0 .net "sum", 0 0, L_0x7ffdd1f55dc0;  1 drivers
L_0x7ffdd1f55d20 .concat [ 1 1 1 0], L_0x7ffdd1f56560, L_0x7ffdd1f563b0, L_0x7ffdd1f56290;
L_0x7ffdd1f55dc0 .reduce/xor L_0x7ffdd1f55d20;
S_0x7ffdd1f32c00 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f32db0 .param/l "i" 0 4 19, +C4<0110>;
S_0x7ffdd1f32e30 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f32c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f56740 .functor AND 1, L_0x7ffdd1f56bb0, L_0x7ffdd1f56d70, C4<1>, C4<1>;
L_0x7ffdd1f56850 .functor AND 1, L_0x7ffdd1f56bb0, L_0x7ffdd1f56e90, C4<1>, C4<1>;
L_0x7ffdd1f56900 .functor OR 1, L_0x7ffdd1f56740, L_0x7ffdd1f56850, C4<0>, C4<0>;
L_0x7ffdd1f569f0 .functor AND 1, L_0x7ffdd1f56d70, L_0x7ffdd1f56e90, C4<1>, C4<1>;
L_0x7ffdd1f56a80 .functor OR 1, L_0x7ffdd1f56900, L_0x7ffdd1f569f0, C4<0>, C4<0>;
v0x7ffdd1f33060_0 .net *"_s0", 2 0, L_0x7ffdd1f56600;  1 drivers
v0x7ffdd1f33110_0 .net *"_s10", 0 0, L_0x7ffdd1f569f0;  1 drivers
v0x7ffdd1f331c0_0 .net *"_s4", 0 0, L_0x7ffdd1f56740;  1 drivers
v0x7ffdd1f33280_0 .net *"_s6", 0 0, L_0x7ffdd1f56850;  1 drivers
v0x7ffdd1f33330_0 .net *"_s8", 0 0, L_0x7ffdd1f56900;  1 drivers
v0x7ffdd1f33420_0 .net "a", 0 0, L_0x7ffdd1f56bb0;  1 drivers
v0x7ffdd1f334c0_0 .net "b", 0 0, L_0x7ffdd1f56d70;  1 drivers
v0x7ffdd1f33560_0 .net "cin", 0 0, L_0x7ffdd1f56e90;  1 drivers
v0x7ffdd1f33600_0 .net "cout", 0 0, L_0x7ffdd1f56a80;  1 drivers
v0x7ffdd1f33710_0 .net "sum", 0 0, L_0x7ffdd1f566a0;  1 drivers
L_0x7ffdd1f56600 .concat [ 1 1 1 0], L_0x7ffdd1f56e90, L_0x7ffdd1f56d70, L_0x7ffdd1f56bb0;
L_0x7ffdd1f566a0 .reduce/xor L_0x7ffdd1f56600;
S_0x7ffdd1f33820 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f339d0 .param/l "i" 0 4 19, +C4<0111>;
S_0x7ffdd1f33a50 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f33820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f57080 .functor AND 1, L_0x7ffdd1f574f0, L_0x7ffdd1f57610, C4<1>, C4<1>;
L_0x7ffdd1f57190 .functor AND 1, L_0x7ffdd1f574f0, L_0x7ffdd1f57930, C4<1>, C4<1>;
L_0x7ffdd1f57240 .functor OR 1, L_0x7ffdd1f57080, L_0x7ffdd1f57190, C4<0>, C4<0>;
L_0x7ffdd1f57330 .functor AND 1, L_0x7ffdd1f57610, L_0x7ffdd1f57930, C4<1>, C4<1>;
L_0x7ffdd1f573c0 .functor OR 1, L_0x7ffdd1f57240, L_0x7ffdd1f57330, C4<0>, C4<0>;
v0x7ffdd1f33c80_0 .net *"_s0", 2 0, L_0x7ffdd1f56cd0;  1 drivers
v0x7ffdd1f33d30_0 .net *"_s10", 0 0, L_0x7ffdd1f57330;  1 drivers
v0x7ffdd1f33de0_0 .net *"_s4", 0 0, L_0x7ffdd1f57080;  1 drivers
v0x7ffdd1f33ea0_0 .net *"_s6", 0 0, L_0x7ffdd1f57190;  1 drivers
v0x7ffdd1f33f50_0 .net *"_s8", 0 0, L_0x7ffdd1f57240;  1 drivers
v0x7ffdd1f34040_0 .net "a", 0 0, L_0x7ffdd1f574f0;  1 drivers
v0x7ffdd1f340e0_0 .net "b", 0 0, L_0x7ffdd1f57610;  1 drivers
v0x7ffdd1f34180_0 .net "cin", 0 0, L_0x7ffdd1f57930;  1 drivers
v0x7ffdd1f34220_0 .net "cout", 0 0, L_0x7ffdd1f573c0;  1 drivers
v0x7ffdd1f34330_0 .net "sum", 0 0, L_0x7ffdd1f56fe0;  1 drivers
L_0x7ffdd1f56cd0 .concat [ 1 1 1 0], L_0x7ffdd1f57930, L_0x7ffdd1f57610, L_0x7ffdd1f574f0;
L_0x7ffdd1f56fe0 .reduce/xor L_0x7ffdd1f56cd0;
S_0x7ffdd1f34440 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f31550 .param/l "i" 0 4 19, +C4<01000>;
S_0x7ffdd1f346b0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f34440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f57b70 .functor AND 1, L_0x7ffdd1f57ff0, L_0x7ffdd1f58110, C4<1>, C4<1>;
L_0x7ffdd1f57c60 .functor AND 1, L_0x7ffdd1f57ff0, L_0x7ffdd1f58230, C4<1>, C4<1>;
L_0x7ffdd1f57d10 .functor OR 1, L_0x7ffdd1f57b70, L_0x7ffdd1f57c60, C4<0>, C4<0>;
L_0x7ffdd1f57e00 .functor AND 1, L_0x7ffdd1f58110, L_0x7ffdd1f58230, C4<1>, C4<1>;
L_0x7ffdd1f57e90 .functor OR 1, L_0x7ffdd1f57d10, L_0x7ffdd1f57e00, C4<0>, C4<0>;
v0x7ffdd1f34910_0 .net *"_s0", 2 0, L_0x7ffdd1f56f30;  1 drivers
v0x7ffdd1f349b0_0 .net *"_s10", 0 0, L_0x7ffdd1f57e00;  1 drivers
v0x7ffdd1f34a50_0 .net *"_s4", 0 0, L_0x7ffdd1f57b70;  1 drivers
v0x7ffdd1f34b00_0 .net *"_s6", 0 0, L_0x7ffdd1f57c60;  1 drivers
v0x7ffdd1f34bb0_0 .net *"_s8", 0 0, L_0x7ffdd1f57d10;  1 drivers
v0x7ffdd1f34ca0_0 .net "a", 0 0, L_0x7ffdd1f57ff0;  1 drivers
v0x7ffdd1f34d40_0 .net "b", 0 0, L_0x7ffdd1f58110;  1 drivers
v0x7ffdd1f34de0_0 .net "cin", 0 0, L_0x7ffdd1f58230;  1 drivers
v0x7ffdd1f34e80_0 .net "cout", 0 0, L_0x7ffdd1f57e90;  1 drivers
v0x7ffdd1f34f90_0 .net "sum", 0 0, L_0x7ffdd1f57ad0;  1 drivers
L_0x7ffdd1f56f30 .concat [ 1 1 1 0], L_0x7ffdd1f58230, L_0x7ffdd1f58110, L_0x7ffdd1f57ff0;
L_0x7ffdd1f57ad0 .reduce/xor L_0x7ffdd1f56f30;
S_0x7ffdd1f350a0 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f35250 .param/l "i" 0 4 19, +C4<01001>;
S_0x7ffdd1f352d0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f350a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f58490 .functor AND 1, L_0x7ffdd1f58910, L_0x7ffdd1f58a30, C4<1>, C4<1>;
L_0x7ffdd1f58580 .functor AND 1, L_0x7ffdd1f58910, L_0x7ffdd1f58c40, C4<1>, C4<1>;
L_0x7ffdd1f58630 .functor OR 1, L_0x7ffdd1f58490, L_0x7ffdd1f58580, C4<0>, C4<0>;
L_0x7ffdd1f58720 .functor AND 1, L_0x7ffdd1f58a30, L_0x7ffdd1f58c40, C4<1>, C4<1>;
L_0x7ffdd1f587b0 .functor OR 1, L_0x7ffdd1f58630, L_0x7ffdd1f58720, C4<0>, C4<0>;
v0x7ffdd1f35530_0 .net *"_s0", 2 0, L_0x7ffdd1f58350;  1 drivers
v0x7ffdd1f355d0_0 .net *"_s10", 0 0, L_0x7ffdd1f58720;  1 drivers
v0x7ffdd1f35670_0 .net *"_s4", 0 0, L_0x7ffdd1f58490;  1 drivers
v0x7ffdd1f35720_0 .net *"_s6", 0 0, L_0x7ffdd1f58580;  1 drivers
v0x7ffdd1f357d0_0 .net *"_s8", 0 0, L_0x7ffdd1f58630;  1 drivers
v0x7ffdd1f358c0_0 .net "a", 0 0, L_0x7ffdd1f58910;  1 drivers
v0x7ffdd1f35960_0 .net "b", 0 0, L_0x7ffdd1f58a30;  1 drivers
v0x7ffdd1f35a00_0 .net "cin", 0 0, L_0x7ffdd1f58c40;  1 drivers
v0x7ffdd1f35aa0_0 .net "cout", 0 0, L_0x7ffdd1f587b0;  1 drivers
v0x7ffdd1f35bb0_0 .net "sum", 0 0, L_0x7ffdd1f583f0;  1 drivers
L_0x7ffdd1f58350 .concat [ 1 1 1 0], L_0x7ffdd1f58c40, L_0x7ffdd1f58a30, L_0x7ffdd1f58910;
L_0x7ffdd1f583f0 .reduce/xor L_0x7ffdd1f58350;
S_0x7ffdd1f35cc0 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f35e70 .param/l "i" 0 4 19, +C4<01010>;
S_0x7ffdd1f35ef0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f35cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f58d80 .functor AND 1, L_0x7ffdd1f59220, L_0x7ffdd1f59440, C4<1>, C4<1>;
L_0x7ffdd1f58e70 .functor AND 1, L_0x7ffdd1f59220, L_0x7ffdd1f58b50, C4<1>, C4<1>;
L_0x7ffdd1f58f20 .functor OR 1, L_0x7ffdd1f58d80, L_0x7ffdd1f58e70, C4<0>, C4<0>;
L_0x7ffdd1f59030 .functor AND 1, L_0x7ffdd1f59440, L_0x7ffdd1f58b50, C4<1>, C4<1>;
L_0x7ffdd1f590c0 .functor OR 1, L_0x7ffdd1f58f20, L_0x7ffdd1f59030, C4<0>, C4<0>;
v0x7ffdd1f36150_0 .net *"_s0", 2 0, L_0x7ffdd1f50c70;  1 drivers
v0x7ffdd1f361f0_0 .net *"_s10", 0 0, L_0x7ffdd1f59030;  1 drivers
v0x7ffdd1f36290_0 .net *"_s4", 0 0, L_0x7ffdd1f58d80;  1 drivers
v0x7ffdd1f36340_0 .net *"_s6", 0 0, L_0x7ffdd1f58e70;  1 drivers
v0x7ffdd1f363f0_0 .net *"_s8", 0 0, L_0x7ffdd1f58f20;  1 drivers
v0x7ffdd1f364e0_0 .net "a", 0 0, L_0x7ffdd1f59220;  1 drivers
v0x7ffdd1f36580_0 .net "b", 0 0, L_0x7ffdd1f59440;  1 drivers
v0x7ffdd1f36620_0 .net "cin", 0 0, L_0x7ffdd1f58b50;  1 drivers
v0x7ffdd1f366c0_0 .net "cout", 0 0, L_0x7ffdd1f590c0;  1 drivers
v0x7ffdd1f367d0_0 .net "sum", 0 0, L_0x7ffdd1f58ce0;  1 drivers
L_0x7ffdd1f50c70 .concat [ 1 1 1 0], L_0x7ffdd1f58b50, L_0x7ffdd1f59440, L_0x7ffdd1f59220;
L_0x7ffdd1f58ce0 .reduce/xor L_0x7ffdd1f50c70;
S_0x7ffdd1f368e0 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f36a90 .param/l "i" 0 4 19, +C4<01011>;
S_0x7ffdd1f36b10 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f368e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f58df0 .functor AND 1, L_0x7ffdd1f59b60, L_0x7ffdd1f59c80, C4<1>, C4<1>;
L_0x7ffdd1f597d0 .functor AND 1, L_0x7ffdd1f59b60, L_0x7ffdd1f595e0, C4<1>, C4<1>;
L_0x7ffdd1f59880 .functor OR 1, L_0x7ffdd1f58df0, L_0x7ffdd1f597d0, C4<0>, C4<0>;
L_0x7ffdd1f59970 .functor AND 1, L_0x7ffdd1f59c80, L_0x7ffdd1f595e0, C4<1>, C4<1>;
L_0x7ffdd1f59a00 .functor OR 1, L_0x7ffdd1f59880, L_0x7ffdd1f59970, C4<0>, C4<0>;
v0x7ffdd1f36d70_0 .net *"_s0", 2 0, L_0x7ffdd1f59340;  1 drivers
v0x7ffdd1f36e10_0 .net *"_s10", 0 0, L_0x7ffdd1f59970;  1 drivers
v0x7ffdd1f36eb0_0 .net *"_s4", 0 0, L_0x7ffdd1f58df0;  1 drivers
v0x7ffdd1f36f60_0 .net *"_s6", 0 0, L_0x7ffdd1f597d0;  1 drivers
v0x7ffdd1f37010_0 .net *"_s8", 0 0, L_0x7ffdd1f59880;  1 drivers
v0x7ffdd1f37100_0 .net "a", 0 0, L_0x7ffdd1f59b60;  1 drivers
v0x7ffdd1f371a0_0 .net "b", 0 0, L_0x7ffdd1f59c80;  1 drivers
v0x7ffdd1f37240_0 .net "cin", 0 0, L_0x7ffdd1f595e0;  1 drivers
v0x7ffdd1f372e0_0 .net "cout", 0 0, L_0x7ffdd1f59a00;  1 drivers
v0x7ffdd1f373f0_0 .net "sum", 0 0, L_0x7ffdd1f596f0;  1 drivers
L_0x7ffdd1f59340 .concat [ 1 1 1 0], L_0x7ffdd1f595e0, L_0x7ffdd1f59c80, L_0x7ffdd1f59b60;
L_0x7ffdd1f596f0 .reduce/xor L_0x7ffdd1f59340;
S_0x7ffdd1f37500 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f376b0 .param/l "i" 0 4 19, +C4<01100>;
S_0x7ffdd1f37730 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f37500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f59680 .functor AND 1, L_0x7ffdd1f5a470, L_0x7ffdd1f59da0, C4<1>, C4<1>;
L_0x7ffdd1f5a0c0 .functor AND 1, L_0x7ffdd1f5a470, L_0x7ffdd1f5a6c0, C4<1>, C4<1>;
L_0x7ffdd1f5a170 .functor OR 1, L_0x7ffdd1f59680, L_0x7ffdd1f5a0c0, C4<0>, C4<0>;
L_0x7ffdd1f5a280 .functor AND 1, L_0x7ffdd1f59da0, L_0x7ffdd1f5a6c0, C4<1>, C4<1>;
L_0x7ffdd1f5a310 .functor OR 1, L_0x7ffdd1f5a170, L_0x7ffdd1f5a280, C4<0>, C4<0>;
v0x7ffdd1f37990_0 .net *"_s0", 2 0, L_0x7ffdd1f59f40;  1 drivers
v0x7ffdd1f37a30_0 .net *"_s10", 0 0, L_0x7ffdd1f5a280;  1 drivers
v0x7ffdd1f37ad0_0 .net *"_s4", 0 0, L_0x7ffdd1f59680;  1 drivers
v0x7ffdd1f37b80_0 .net *"_s6", 0 0, L_0x7ffdd1f5a0c0;  1 drivers
v0x7ffdd1f37c30_0 .net *"_s8", 0 0, L_0x7ffdd1f5a170;  1 drivers
v0x7ffdd1f37d20_0 .net "a", 0 0, L_0x7ffdd1f5a470;  1 drivers
v0x7ffdd1f37dc0_0 .net "b", 0 0, L_0x7ffdd1f59da0;  1 drivers
v0x7ffdd1f37e60_0 .net "cin", 0 0, L_0x7ffdd1f5a6c0;  1 drivers
v0x7ffdd1f37f00_0 .net "cout", 0 0, L_0x7ffdd1f5a310;  1 drivers
v0x7ffdd1f38010_0 .net "sum", 0 0, L_0x7ffdd1f59fe0;  1 drivers
L_0x7ffdd1f59f40 .concat [ 1 1 1 0], L_0x7ffdd1f5a6c0, L_0x7ffdd1f59da0, L_0x7ffdd1f5a470;
L_0x7ffdd1f59fe0 .reduce/xor L_0x7ffdd1f59f40;
S_0x7ffdd1f38120 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f382d0 .param/l "i" 0 4 19, +C4<01101>;
S_0x7ffdd1f38350 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f38120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5a630 .functor AND 1, L_0x7ffdd1f5ad90, L_0x7ffdd1f5aeb0, C4<1>, C4<1>;
L_0x7ffdd1f5aa00 .functor AND 1, L_0x7ffdd1f5ad90, L_0x7ffdd1f5a7e0, C4<1>, C4<1>;
L_0x7ffdd1f5aab0 .functor OR 1, L_0x7ffdd1f5a630, L_0x7ffdd1f5aa00, C4<0>, C4<0>;
L_0x7ffdd1f5aba0 .functor AND 1, L_0x7ffdd1f5aeb0, L_0x7ffdd1f5a7e0, C4<1>, C4<1>;
L_0x7ffdd1f5ac30 .functor OR 1, L_0x7ffdd1f5aab0, L_0x7ffdd1f5aba0, C4<0>, C4<0>;
v0x7ffdd1f385b0_0 .net *"_s0", 2 0, L_0x7ffdd1f5a590;  1 drivers
v0x7ffdd1f38650_0 .net *"_s10", 0 0, L_0x7ffdd1f5aba0;  1 drivers
v0x7ffdd1f386f0_0 .net *"_s4", 0 0, L_0x7ffdd1f5a630;  1 drivers
v0x7ffdd1f387a0_0 .net *"_s6", 0 0, L_0x7ffdd1f5aa00;  1 drivers
v0x7ffdd1f38850_0 .net *"_s8", 0 0, L_0x7ffdd1f5aab0;  1 drivers
v0x7ffdd1f38940_0 .net "a", 0 0, L_0x7ffdd1f5ad90;  1 drivers
v0x7ffdd1f389e0_0 .net "b", 0 0, L_0x7ffdd1f5aeb0;  1 drivers
v0x7ffdd1f38a80_0 .net "cin", 0 0, L_0x7ffdd1f5a7e0;  1 drivers
v0x7ffdd1f38b20_0 .net "cout", 0 0, L_0x7ffdd1f5ac30;  1 drivers
v0x7ffdd1f38c30_0 .net "sum", 0 0, L_0x7ffdd1f5a920;  1 drivers
L_0x7ffdd1f5a590 .concat [ 1 1 1 0], L_0x7ffdd1f5a7e0, L_0x7ffdd1f5aeb0, L_0x7ffdd1f5ad90;
L_0x7ffdd1f5a920 .reduce/xor L_0x7ffdd1f5a590;
S_0x7ffdd1f38d40 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f38ef0 .param/l "i" 0 4 19, +C4<01110>;
S_0x7ffdd1f38f70 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f38d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5b260 .functor AND 1, L_0x7ffdd1f5b6a0, L_0x7ffdd1f5afd0, C4<1>, C4<1>;
L_0x7ffdd1f5b310 .functor AND 1, L_0x7ffdd1f5b6a0, L_0x7ffdd1f5b920, C4<1>, C4<1>;
L_0x7ffdd1f5b3c0 .functor OR 1, L_0x7ffdd1f5b260, L_0x7ffdd1f5b310, C4<0>, C4<0>;
L_0x7ffdd1f5b4b0 .functor AND 1, L_0x7ffdd1f5afd0, L_0x7ffdd1f5b920, C4<1>, C4<1>;
L_0x7ffdd1f5b540 .functor OR 1, L_0x7ffdd1f5b3c0, L_0x7ffdd1f5b4b0, C4<0>, C4<0>;
v0x7ffdd1f391d0_0 .net *"_s0", 2 0, L_0x7ffdd1f5b120;  1 drivers
v0x7ffdd1f39270_0 .net *"_s10", 0 0, L_0x7ffdd1f5b4b0;  1 drivers
v0x7ffdd1f39310_0 .net *"_s4", 0 0, L_0x7ffdd1f5b260;  1 drivers
v0x7ffdd1f393c0_0 .net *"_s6", 0 0, L_0x7ffdd1f5b310;  1 drivers
v0x7ffdd1f39470_0 .net *"_s8", 0 0, L_0x7ffdd1f5b3c0;  1 drivers
v0x7ffdd1f39560_0 .net "a", 0 0, L_0x7ffdd1f5b6a0;  1 drivers
v0x7ffdd1f39600_0 .net "b", 0 0, L_0x7ffdd1f5afd0;  1 drivers
v0x7ffdd1f396a0_0 .net "cin", 0 0, L_0x7ffdd1f5b920;  1 drivers
v0x7ffdd1f39740_0 .net "cout", 0 0, L_0x7ffdd1f5b540;  1 drivers
v0x7ffdd1f39850_0 .net "sum", 0 0, L_0x7ffdd1f5b1c0;  1 drivers
L_0x7ffdd1f5b120 .concat [ 1 1 1 0], L_0x7ffdd1f5b920, L_0x7ffdd1f5afd0, L_0x7ffdd1f5b6a0;
L_0x7ffdd1f5b1c0 .reduce/xor L_0x7ffdd1f5b120;
S_0x7ffdd1f39960 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 4 19, 4 19 0, S_0x7ffdd1f1e890;
 .timescale 0 0;
P_0x7ffdd1f39b10 .param/l "i" 0 4 19, +C4<01111>;
S_0x7ffdd1f39b90 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f39960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5bbb0 .functor AND 1, L_0x7ffdd1f5c540, L_0x7ffdd1f5ba40, C4<1>, C4<1>;
L_0x7ffdd1f5bc20 .functor AND 1, L_0x7ffdd1f5c540, L_0x7ffdd1f5c7e0, C4<1>, C4<1>;
L_0x7ffdd1f5bcd0 .functor OR 1, L_0x7ffdd1f5bbb0, L_0x7ffdd1f5bc20, C4<0>, C4<0>;
L_0x7ffdd1f5bde0 .functor AND 1, L_0x7ffdd1f5ba40, L_0x7ffdd1f5c7e0, C4<1>, C4<1>;
L_0x7ffdd1f5be70 .functor OR 1, L_0x7ffdd1f5bcd0, L_0x7ffdd1f5bde0, C4<0>, C4<0>;
v0x7ffdd1f39df0_0 .net *"_s0", 2 0, L_0x7ffdd1f5b7c0;  1 drivers
v0x7ffdd1f39e90_0 .net *"_s10", 0 0, L_0x7ffdd1f5bde0;  1 drivers
v0x7ffdd1f39f30_0 .net *"_s4", 0 0, L_0x7ffdd1f5bbb0;  1 drivers
v0x7ffdd1f39fe0_0 .net *"_s6", 0 0, L_0x7ffdd1f5bc20;  1 drivers
v0x7ffdd1f3a090_0 .net *"_s8", 0 0, L_0x7ffdd1f5bcd0;  1 drivers
v0x7ffdd1f3a180_0 .net "a", 0 0, L_0x7ffdd1f5c540;  1 drivers
v0x7ffdd1f3a220_0 .net "b", 0 0, L_0x7ffdd1f5ba40;  1 drivers
v0x7ffdd1f3a2c0_0 .net "cin", 0 0, L_0x7ffdd1f5c7e0;  1 drivers
v0x7ffdd1f3a360_0 .net "cout", 0 0, L_0x7ffdd1f5be70;  1 drivers
v0x7ffdd1f3a470_0 .net "sum", 0 0, L_0x7ffdd1f5b860;  1 drivers
L_0x7ffdd1f5b7c0 .concat [ 1 1 1 0], L_0x7ffdd1f5c7e0, L_0x7ffdd1f5ba40, L_0x7ffdd1f5c540;
L_0x7ffdd1f5b860 .reduce/xor L_0x7ffdd1f5b7c0;
S_0x7ffdd1f3ac60 .scope module, "b" "SUBTRACTOR_N_BIT" 3 51, 6 3 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7ffdd1f3ae10 .param/l "size" 0 6 4, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f66e00 .functor NOT 16, v0x7ffdd1f4d9f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffdd1f47bd0_0 .net *"_s0", 15 0, L_0x7ffdd1f66e00;  1 drivers
L_0x10e2b86c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f47c60_0 .net/2u *"_s2", 15 0, L_0x10e2b86c8;  1 drivers
v0x7ffdd1f47cf0_0 .net "cout", 0 0, L_0x7ffdd1f66fe0;  1 drivers
v0x7ffdd1f47da0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f47e70_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f47f40_0 .net "out", 15 0, L_0x7ffdd1f65d80;  alias, 1 drivers
v0x7ffdd1f47fd0_0 .net "overflow", 0 0, L_0x7ffdd1f66a70;  1 drivers
L_0x7ffdd1f66e70 .arith/sum 16, L_0x7ffdd1f66e00, L_0x10e2b86c8;
S_0x7ffdd1f3af10 .scope module, "my_sub" "ADDER_N_BIT" 6 10, 4 5 0, S_0x7ffdd1f3ac60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7ffdd1f3b0c0 .param/l "size" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f66a70 .functor XOR 1, L_0x7ffdd1f66d60, L_0x7ffdd1f669d0, C4<0>, C4<0>;
L_0x10e2b8680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f474f0_0 .net/2s *"_s116", 0 0, L_0x10e2b8680;  1 drivers
v0x7ffdd1f47580_0 .net *"_s119", 0 0, L_0x7ffdd1f66d60;  1 drivers
v0x7ffdd1f47610_0 .net *"_s121", 0 0, L_0x7ffdd1f669d0;  1 drivers
v0x7ffdd1f476b0_0 .net "carry", 16 0, L_0x7ffdd1f61790;  1 drivers
v0x7ffdd1f47760_0 .net "cout", 0 0, L_0x7ffdd1f66fe0;  alias, 1 drivers
v0x7ffdd1f47840_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f478e0_0 .net "in_b", 15 0, L_0x7ffdd1f66e70;  1 drivers
v0x7ffdd1f47980_0 .net "out", 15 0, L_0x7ffdd1f65d80;  alias, 1 drivers
v0x7ffdd1f47a30_0 .net "overflow", 0 0, L_0x7ffdd1f66a70;  alias, 1 drivers
L_0x7ffdd1f5d750 .part v0x7ffdd1f4d8c0_0, 0, 1;
L_0x7ffdd1f5d870 .part L_0x7ffdd1f66e70, 0, 1;
L_0x7ffdd1f5d990 .part L_0x7ffdd1f61790, 0, 1;
L_0x7ffdd1f5df60 .part v0x7ffdd1f4d8c0_0, 1, 1;
L_0x7ffdd1f5e080 .part L_0x7ffdd1f66e70, 1, 1;
L_0x7ffdd1f5e1a0 .part L_0x7ffdd1f61790, 1, 1;
L_0x7ffdd1f5e7f0 .part v0x7ffdd1f4d8c0_0, 2, 1;
L_0x7ffdd1f5e910 .part L_0x7ffdd1f66e70, 2, 1;
L_0x7ffdd1f5ea30 .part L_0x7ffdd1f61790, 2, 1;
L_0x7ffdd1f5f080 .part v0x7ffdd1f4d8c0_0, 3, 1;
L_0x7ffdd1f55000 .part L_0x7ffdd1f66e70, 3, 1;
L_0x7ffdd1f5f1a0 .part L_0x7ffdd1f61790, 3, 1;
L_0x7ffdd1f5f780 .part v0x7ffdd1f4d8c0_0, 4, 1;
L_0x7ffdd1f5f910 .part L_0x7ffdd1f66e70, 4, 1;
L_0x7ffdd1f5fa30 .part L_0x7ffdd1f61790, 4, 1;
L_0x7ffdd1f60090 .part v0x7ffdd1f4d8c0_0, 5, 1;
L_0x7ffdd1f601b0 .part L_0x7ffdd1f66e70, 5, 1;
L_0x7ffdd1f60360 .part L_0x7ffdd1f61790, 5, 1;
L_0x7ffdd1f609b0 .part v0x7ffdd1f4d8c0_0, 6, 1;
L_0x7ffdd1f60b70 .part L_0x7ffdd1f66e70, 6, 1;
L_0x7ffdd1f60c90 .part L_0x7ffdd1f61790, 6, 1;
L_0x7ffdd1f612f0 .part v0x7ffdd1f4d8c0_0, 7, 1;
L_0x7ffdd1f61410 .part L_0x7ffdd1f66e70, 7, 1;
L_0x7ffdd1f616f0 .part L_0x7ffdd1f61790, 7, 1;
L_0x7ffdd1f61d80 .part v0x7ffdd1f4d8c0_0, 8, 1;
L_0x7ffdd1f61f70 .part L_0x7ffdd1f66e70, 8, 1;
L_0x7ffdd1f61630 .part L_0x7ffdd1f61790, 8, 1;
L_0x7ffdd1f626c0 .part v0x7ffdd1f4d8c0_0, 9, 1;
L_0x7ffdd1f627e0 .part L_0x7ffdd1f66e70, 9, 1;
L_0x7ffdd1f629f0 .part L_0x7ffdd1f61790, 9, 1;
L_0x7ffdd1f62fd0 .part v0x7ffdd1f4d8c0_0, 10, 1;
L_0x7ffdd1f631f0 .part L_0x7ffdd1f66e70, 10, 1;
L_0x7ffdd1f62900 .part L_0x7ffdd1f61790, 10, 1;
L_0x7ffdd1f63910 .part v0x7ffdd1f4d8c0_0, 11, 1;
L_0x7ffdd1f63a30 .part L_0x7ffdd1f66e70, 11, 1;
L_0x7ffdd1f63390 .part L_0x7ffdd1f61790, 11, 1;
L_0x7ffdd1f64220 .part v0x7ffdd1f4d8c0_0, 12, 1;
L_0x7ffdd1f63b50 .part L_0x7ffdd1f66e70, 12, 1;
L_0x7ffdd1f64470 .part L_0x7ffdd1f61790, 12, 1;
L_0x7ffdd1f64b40 .part v0x7ffdd1f4d8c0_0, 13, 1;
L_0x7ffdd1f64c60 .part L_0x7ffdd1f66e70, 13, 1;
L_0x7ffdd1f64590 .part L_0x7ffdd1f61790, 13, 1;
L_0x7ffdd1f65450 .part v0x7ffdd1f4d8c0_0, 14, 1;
L_0x7ffdd1f64d80 .part L_0x7ffdd1f66e70, 14, 1;
L_0x7ffdd1f656d0 .part L_0x7ffdd1f61790, 14, 1;
LS_0x7ffdd1f65d80_0_0 .concat8 [ 1 1 1 1], L_0x7ffdd1f5d010, L_0x7ffdd1f5dad0, L_0x7ffdd1f5e360, L_0x7ffdd1f5ebf0;
LS_0x7ffdd1f65d80_0_4 .concat8 [ 1 1 1 1], L_0x7ffdd1f5f360, L_0x7ffdd1f5fc70, L_0x7ffdd1f604a0, L_0x7ffdd1f60de0;
LS_0x7ffdd1f65d80_0_8 .concat8 [ 1 1 1 1], L_0x7ffdd1f61890, L_0x7ffdd1f61ea0, L_0x7ffdd1f62a90, L_0x7ffdd1f634a0;
LS_0x7ffdd1f65d80_0_12 .concat8 [ 1 1 1 1], L_0x7ffdd1f63d90, L_0x7ffdd1f646d0, L_0x7ffdd1f64f70, L_0x7ffdd1f65610;
L_0x7ffdd1f65d80 .concat8 [ 4 4 4 4], LS_0x7ffdd1f65d80_0_0, LS_0x7ffdd1f65d80_0_4, LS_0x7ffdd1f65d80_0_8, LS_0x7ffdd1f65d80_0_12;
L_0x7ffdd1f662b0 .part v0x7ffdd1f4d8c0_0, 15, 1;
L_0x7ffdd1f657f0 .part L_0x7ffdd1f66e70, 15, 1;
L_0x7ffdd1f61530 .part L_0x7ffdd1f61790, 15, 1;
LS_0x7ffdd1f61790_0_0 .concat8 [ 1 1 1 1], L_0x10e2b8680, L_0x7ffdd1f5d660, L_0x7ffdd1f5de70, L_0x7ffdd1f5e700;
LS_0x7ffdd1f61790_0_4 .concat8 [ 1 1 1 1], L_0x7ffdd1f5ef90, L_0x7ffdd1f5f640, L_0x7ffdd1f5ff60, L_0x7ffdd1f60880;
LS_0x7ffdd1f61790_0_8 .concat8 [ 1 1 1 1], L_0x7ffdd1f611c0, L_0x7ffdd1f61c20, L_0x7ffdd1f62560, L_0x7ffdd1f62e70;
LS_0x7ffdd1f61790_0_12 .concat8 [ 1 1 1 1], L_0x7ffdd1f637b0, L_0x7ffdd1f640c0, L_0x7ffdd1f649e0, L_0x7ffdd1f652f0;
LS_0x7ffdd1f61790_0_16 .concat8 [ 1 0 0 0], L_0x7ffdd1f65c20;
LS_0x7ffdd1f61790_1_0 .concat8 [ 4 4 4 4], LS_0x7ffdd1f61790_0_0, LS_0x7ffdd1f61790_0_4, LS_0x7ffdd1f61790_0_8, LS_0x7ffdd1f61790_0_12;
LS_0x7ffdd1f61790_1_4 .concat8 [ 1 0 0 0], LS_0x7ffdd1f61790_0_16;
L_0x7ffdd1f61790 .concat8 [ 16 1 0 0], LS_0x7ffdd1f61790_1_0, LS_0x7ffdd1f61790_1_4;
L_0x7ffdd1f66d60 .part L_0x7ffdd1f61790, 16, 1;
L_0x7ffdd1f669d0 .part L_0x7ffdd1f61790, 15, 1;
L_0x7ffdd1f66fe0 .part L_0x7ffdd1f61790, 16, 1;
S_0x7ffdd1f3b210 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3b3d0 .param/l "i" 0 4 19, +C4<00>;
S_0x7ffdd1f3b470 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3b210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5d360 .functor AND 1, L_0x7ffdd1f5d750, L_0x7ffdd1f5d870, C4<1>, C4<1>;
L_0x7ffdd1f5d450 .functor AND 1, L_0x7ffdd1f5d750, L_0x7ffdd1f5d990, C4<1>, C4<1>;
L_0x7ffdd1f5d500 .functor OR 1, L_0x7ffdd1f5d360, L_0x7ffdd1f5d450, C4<0>, C4<0>;
L_0x7ffdd1f5d5f0 .functor AND 1, L_0x7ffdd1f5d870, L_0x7ffdd1f5d990, C4<1>, C4<1>;
L_0x7ffdd1f5d660 .functor OR 1, L_0x7ffdd1f5d500, L_0x7ffdd1f5d5f0, C4<0>, C4<0>;
v0x7ffdd1f3b6d0_0 .net *"_s0", 2 0, L_0x7ffdd1f5cf70;  1 drivers
v0x7ffdd1f3b790_0 .net *"_s10", 0 0, L_0x7ffdd1f5d5f0;  1 drivers
v0x7ffdd1f3b840_0 .net *"_s4", 0 0, L_0x7ffdd1f5d360;  1 drivers
v0x7ffdd1f3b900_0 .net *"_s6", 0 0, L_0x7ffdd1f5d450;  1 drivers
v0x7ffdd1f3b9b0_0 .net *"_s8", 0 0, L_0x7ffdd1f5d500;  1 drivers
v0x7ffdd1f3baa0_0 .net "a", 0 0, L_0x7ffdd1f5d750;  1 drivers
v0x7ffdd1f3bb40_0 .net "b", 0 0, L_0x7ffdd1f5d870;  1 drivers
v0x7ffdd1f3bbe0_0 .net "cin", 0 0, L_0x7ffdd1f5d990;  1 drivers
v0x7ffdd1f3bc80_0 .net "cout", 0 0, L_0x7ffdd1f5d660;  1 drivers
v0x7ffdd1f3bd90_0 .net "sum", 0 0, L_0x7ffdd1f5d010;  1 drivers
L_0x7ffdd1f5cf70 .concat [ 1 1 1 0], L_0x7ffdd1f5d990, L_0x7ffdd1f5d870, L_0x7ffdd1f5d750;
L_0x7ffdd1f5d010 .reduce/xor L_0x7ffdd1f5cf70;
S_0x7ffdd1f3bea0 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3c050 .param/l "i" 0 4 19, +C4<01>;
S_0x7ffdd1f3c0d0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3bea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5db70 .functor AND 1, L_0x7ffdd1f5df60, L_0x7ffdd1f5e080, C4<1>, C4<1>;
L_0x7ffdd1f5dc60 .functor AND 1, L_0x7ffdd1f5df60, L_0x7ffdd1f5e1a0, C4<1>, C4<1>;
L_0x7ffdd1f5dd10 .functor OR 1, L_0x7ffdd1f5db70, L_0x7ffdd1f5dc60, C4<0>, C4<0>;
L_0x7ffdd1f5de00 .functor AND 1, L_0x7ffdd1f5e080, L_0x7ffdd1f5e1a0, C4<1>, C4<1>;
L_0x7ffdd1f5de70 .functor OR 1, L_0x7ffdd1f5dd10, L_0x7ffdd1f5de00, C4<0>, C4<0>;
v0x7ffdd1f3c300_0 .net *"_s0", 2 0, L_0x7ffdd1f5da30;  1 drivers
v0x7ffdd1f3c3b0_0 .net *"_s10", 0 0, L_0x7ffdd1f5de00;  1 drivers
v0x7ffdd1f3c460_0 .net *"_s4", 0 0, L_0x7ffdd1f5db70;  1 drivers
v0x7ffdd1f3c520_0 .net *"_s6", 0 0, L_0x7ffdd1f5dc60;  1 drivers
v0x7ffdd1f3c5d0_0 .net *"_s8", 0 0, L_0x7ffdd1f5dd10;  1 drivers
v0x7ffdd1f3c6c0_0 .net "a", 0 0, L_0x7ffdd1f5df60;  1 drivers
v0x7ffdd1f3c760_0 .net "b", 0 0, L_0x7ffdd1f5e080;  1 drivers
v0x7ffdd1f3c800_0 .net "cin", 0 0, L_0x7ffdd1f5e1a0;  1 drivers
v0x7ffdd1f3c8a0_0 .net "cout", 0 0, L_0x7ffdd1f5de70;  1 drivers
v0x7ffdd1f3c9b0_0 .net "sum", 0 0, L_0x7ffdd1f5dad0;  1 drivers
L_0x7ffdd1f5da30 .concat [ 1 1 1 0], L_0x7ffdd1f5e1a0, L_0x7ffdd1f5e080, L_0x7ffdd1f5df60;
L_0x7ffdd1f5dad0 .reduce/xor L_0x7ffdd1f5da30;
S_0x7ffdd1f3cac0 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3cc70 .param/l "i" 0 4 19, +C4<010>;
S_0x7ffdd1f3ccf0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5e400 .functor AND 1, L_0x7ffdd1f5e7f0, L_0x7ffdd1f5e910, C4<1>, C4<1>;
L_0x7ffdd1f5e4f0 .functor AND 1, L_0x7ffdd1f5e7f0, L_0x7ffdd1f5ea30, C4<1>, C4<1>;
L_0x7ffdd1f5e5a0 .functor OR 1, L_0x7ffdd1f5e400, L_0x7ffdd1f5e4f0, C4<0>, C4<0>;
L_0x7ffdd1f5e690 .functor AND 1, L_0x7ffdd1f5e910, L_0x7ffdd1f5ea30, C4<1>, C4<1>;
L_0x7ffdd1f5e700 .functor OR 1, L_0x7ffdd1f5e5a0, L_0x7ffdd1f5e690, C4<0>, C4<0>;
v0x7ffdd1f3cf20_0 .net *"_s0", 2 0, L_0x7ffdd1f5e2c0;  1 drivers
v0x7ffdd1f3cfe0_0 .net *"_s10", 0 0, L_0x7ffdd1f5e690;  1 drivers
v0x7ffdd1f3d090_0 .net *"_s4", 0 0, L_0x7ffdd1f5e400;  1 drivers
v0x7ffdd1f3d150_0 .net *"_s6", 0 0, L_0x7ffdd1f5e4f0;  1 drivers
v0x7ffdd1f3d200_0 .net *"_s8", 0 0, L_0x7ffdd1f5e5a0;  1 drivers
v0x7ffdd1f3d2f0_0 .net "a", 0 0, L_0x7ffdd1f5e7f0;  1 drivers
v0x7ffdd1f3d390_0 .net "b", 0 0, L_0x7ffdd1f5e910;  1 drivers
v0x7ffdd1f3d430_0 .net "cin", 0 0, L_0x7ffdd1f5ea30;  1 drivers
v0x7ffdd1f3d4d0_0 .net "cout", 0 0, L_0x7ffdd1f5e700;  1 drivers
v0x7ffdd1f3d5e0_0 .net "sum", 0 0, L_0x7ffdd1f5e360;  1 drivers
L_0x7ffdd1f5e2c0 .concat [ 1 1 1 0], L_0x7ffdd1f5ea30, L_0x7ffdd1f5e910, L_0x7ffdd1f5e7f0;
L_0x7ffdd1f5e360 .reduce/xor L_0x7ffdd1f5e2c0;
S_0x7ffdd1f3d6f0 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3d8a0 .param/l "i" 0 4 19, +C4<011>;
S_0x7ffdd1f3d920 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5ec90 .functor AND 1, L_0x7ffdd1f5f080, L_0x7ffdd1f55000, C4<1>, C4<1>;
L_0x7ffdd1f5ed80 .functor AND 1, L_0x7ffdd1f5f080, L_0x7ffdd1f5f1a0, C4<1>, C4<1>;
L_0x7ffdd1f5ee30 .functor OR 1, L_0x7ffdd1f5ec90, L_0x7ffdd1f5ed80, C4<0>, C4<0>;
L_0x7ffdd1f5ef20 .functor AND 1, L_0x7ffdd1f55000, L_0x7ffdd1f5f1a0, C4<1>, C4<1>;
L_0x7ffdd1f5ef90 .functor OR 1, L_0x7ffdd1f5ee30, L_0x7ffdd1f5ef20, C4<0>, C4<0>;
v0x7ffdd1f3db50_0 .net *"_s0", 2 0, L_0x7ffdd1f5eb50;  1 drivers
v0x7ffdd1f3dc00_0 .net *"_s10", 0 0, L_0x7ffdd1f5ef20;  1 drivers
v0x7ffdd1f3dcb0_0 .net *"_s4", 0 0, L_0x7ffdd1f5ec90;  1 drivers
v0x7ffdd1f3dd70_0 .net *"_s6", 0 0, L_0x7ffdd1f5ed80;  1 drivers
v0x7ffdd1f3de20_0 .net *"_s8", 0 0, L_0x7ffdd1f5ee30;  1 drivers
v0x7ffdd1f3df10_0 .net "a", 0 0, L_0x7ffdd1f5f080;  1 drivers
v0x7ffdd1f3dfb0_0 .net "b", 0 0, L_0x7ffdd1f55000;  1 drivers
v0x7ffdd1f3e050_0 .net "cin", 0 0, L_0x7ffdd1f5f1a0;  1 drivers
v0x7ffdd1f3e0f0_0 .net "cout", 0 0, L_0x7ffdd1f5ef90;  1 drivers
v0x7ffdd1f3e200_0 .net "sum", 0 0, L_0x7ffdd1f5ebf0;  1 drivers
L_0x7ffdd1f5eb50 .concat [ 1 1 1 0], L_0x7ffdd1f5f1a0, L_0x7ffdd1f55000, L_0x7ffdd1f5f080;
L_0x7ffdd1f5ebf0 .reduce/xor L_0x7ffdd1f5eb50;
S_0x7ffdd1f3e310 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3e500 .param/l "i" 0 4 19, +C4<0100>;
S_0x7ffdd1f3e580 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3e310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5f400 .functor AND 1, L_0x7ffdd1f5f780, L_0x7ffdd1f5f910, C4<1>, C4<1>;
L_0x7ffdd1f5f470 .functor AND 1, L_0x7ffdd1f5f780, L_0x7ffdd1f5fa30, C4<1>, C4<1>;
L_0x7ffdd1f5f4e0 .functor OR 1, L_0x7ffdd1f5f400, L_0x7ffdd1f5f470, C4<0>, C4<0>;
L_0x7ffdd1f5f5d0 .functor AND 1, L_0x7ffdd1f5f910, L_0x7ffdd1f5fa30, C4<1>, C4<1>;
L_0x7ffdd1f5f640 .functor OR 1, L_0x7ffdd1f5f4e0, L_0x7ffdd1f5f5d0, C4<0>, C4<0>;
v0x7ffdd1f3e7b0_0 .net *"_s0", 2 0, L_0x7ffdd1f5f2c0;  1 drivers
v0x7ffdd1f3e840_0 .net *"_s10", 0 0, L_0x7ffdd1f5f5d0;  1 drivers
v0x7ffdd1f3e8f0_0 .net *"_s4", 0 0, L_0x7ffdd1f5f400;  1 drivers
v0x7ffdd1f3e9b0_0 .net *"_s6", 0 0, L_0x7ffdd1f5f470;  1 drivers
v0x7ffdd1f3ea60_0 .net *"_s8", 0 0, L_0x7ffdd1f5f4e0;  1 drivers
v0x7ffdd1f3eb50_0 .net "a", 0 0, L_0x7ffdd1f5f780;  1 drivers
v0x7ffdd1f3ebf0_0 .net "b", 0 0, L_0x7ffdd1f5f910;  1 drivers
v0x7ffdd1f3ec90_0 .net "cin", 0 0, L_0x7ffdd1f5fa30;  1 drivers
v0x7ffdd1f3ed30_0 .net "cout", 0 0, L_0x7ffdd1f5f640;  1 drivers
v0x7ffdd1f3ee40_0 .net "sum", 0 0, L_0x7ffdd1f5f360;  1 drivers
L_0x7ffdd1f5f2c0 .concat [ 1 1 1 0], L_0x7ffdd1f5fa30, L_0x7ffdd1f5f910, L_0x7ffdd1f5f780;
L_0x7ffdd1f5f360 .reduce/xor L_0x7ffdd1f5f2c0;
S_0x7ffdd1f3ef50 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3f100 .param/l "i" 0 4 19, +C4<0101>;
S_0x7ffdd1f3f180 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3ef50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f5f8a0 .functor AND 1, L_0x7ffdd1f60090, L_0x7ffdd1f601b0, C4<1>, C4<1>;
L_0x7ffdd1f5fd50 .functor AND 1, L_0x7ffdd1f60090, L_0x7ffdd1f60360, C4<1>, C4<1>;
L_0x7ffdd1f5fe00 .functor OR 1, L_0x7ffdd1f5f8a0, L_0x7ffdd1f5fd50, C4<0>, C4<0>;
L_0x7ffdd1f5fef0 .functor AND 1, L_0x7ffdd1f601b0, L_0x7ffdd1f60360, C4<1>, C4<1>;
L_0x7ffdd1f5ff60 .functor OR 1, L_0x7ffdd1f5fe00, L_0x7ffdd1f5fef0, C4<0>, C4<0>;
v0x7ffdd1f3f3b0_0 .net *"_s0", 2 0, L_0x7ffdd1f5fbd0;  1 drivers
v0x7ffdd1f3f460_0 .net *"_s10", 0 0, L_0x7ffdd1f5fef0;  1 drivers
v0x7ffdd1f3f510_0 .net *"_s4", 0 0, L_0x7ffdd1f5f8a0;  1 drivers
v0x7ffdd1f3f5d0_0 .net *"_s6", 0 0, L_0x7ffdd1f5fd50;  1 drivers
v0x7ffdd1f3f680_0 .net *"_s8", 0 0, L_0x7ffdd1f5fe00;  1 drivers
v0x7ffdd1f3f770_0 .net "a", 0 0, L_0x7ffdd1f60090;  1 drivers
v0x7ffdd1f3f810_0 .net "b", 0 0, L_0x7ffdd1f601b0;  1 drivers
v0x7ffdd1f3f8b0_0 .net "cin", 0 0, L_0x7ffdd1f60360;  1 drivers
v0x7ffdd1f3f950_0 .net "cout", 0 0, L_0x7ffdd1f5ff60;  1 drivers
v0x7ffdd1f3fa60_0 .net "sum", 0 0, L_0x7ffdd1f5fc70;  1 drivers
L_0x7ffdd1f5fbd0 .concat [ 1 1 1 0], L_0x7ffdd1f60360, L_0x7ffdd1f601b0, L_0x7ffdd1f60090;
L_0x7ffdd1f5fc70 .reduce/xor L_0x7ffdd1f5fbd0;
S_0x7ffdd1f3fb70 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3fd20 .param/l "i" 0 4 19, +C4<0110>;
S_0x7ffdd1f3fda0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f3fb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f60540 .functor AND 1, L_0x7ffdd1f609b0, L_0x7ffdd1f60b70, C4<1>, C4<1>;
L_0x7ffdd1f60650 .functor AND 1, L_0x7ffdd1f609b0, L_0x7ffdd1f60c90, C4<1>, C4<1>;
L_0x7ffdd1f60700 .functor OR 1, L_0x7ffdd1f60540, L_0x7ffdd1f60650, C4<0>, C4<0>;
L_0x7ffdd1f607f0 .functor AND 1, L_0x7ffdd1f60b70, L_0x7ffdd1f60c90, C4<1>, C4<1>;
L_0x7ffdd1f60880 .functor OR 1, L_0x7ffdd1f60700, L_0x7ffdd1f607f0, C4<0>, C4<0>;
v0x7ffdd1f3ffd0_0 .net *"_s0", 2 0, L_0x7ffdd1f60400;  1 drivers
v0x7ffdd1f40080_0 .net *"_s10", 0 0, L_0x7ffdd1f607f0;  1 drivers
v0x7ffdd1f40130_0 .net *"_s4", 0 0, L_0x7ffdd1f60540;  1 drivers
v0x7ffdd1f401f0_0 .net *"_s6", 0 0, L_0x7ffdd1f60650;  1 drivers
v0x7ffdd1f402a0_0 .net *"_s8", 0 0, L_0x7ffdd1f60700;  1 drivers
v0x7ffdd1f40390_0 .net "a", 0 0, L_0x7ffdd1f609b0;  1 drivers
v0x7ffdd1f40430_0 .net "b", 0 0, L_0x7ffdd1f60b70;  1 drivers
v0x7ffdd1f404d0_0 .net "cin", 0 0, L_0x7ffdd1f60c90;  1 drivers
v0x7ffdd1f40570_0 .net "cout", 0 0, L_0x7ffdd1f60880;  1 drivers
v0x7ffdd1f40680_0 .net "sum", 0 0, L_0x7ffdd1f604a0;  1 drivers
L_0x7ffdd1f60400 .concat [ 1 1 1 0], L_0x7ffdd1f60c90, L_0x7ffdd1f60b70, L_0x7ffdd1f609b0;
L_0x7ffdd1f604a0 .reduce/xor L_0x7ffdd1f60400;
S_0x7ffdd1f40790 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f40940 .param/l "i" 0 4 19, +C4<0111>;
S_0x7ffdd1f409c0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f40790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f60e80 .functor AND 1, L_0x7ffdd1f612f0, L_0x7ffdd1f61410, C4<1>, C4<1>;
L_0x7ffdd1f60f90 .functor AND 1, L_0x7ffdd1f612f0, L_0x7ffdd1f616f0, C4<1>, C4<1>;
L_0x7ffdd1f61040 .functor OR 1, L_0x7ffdd1f60e80, L_0x7ffdd1f60f90, C4<0>, C4<0>;
L_0x7ffdd1f61130 .functor AND 1, L_0x7ffdd1f61410, L_0x7ffdd1f616f0, C4<1>, C4<1>;
L_0x7ffdd1f611c0 .functor OR 1, L_0x7ffdd1f61040, L_0x7ffdd1f61130, C4<0>, C4<0>;
v0x7ffdd1f40bf0_0 .net *"_s0", 2 0, L_0x7ffdd1f60ad0;  1 drivers
v0x7ffdd1f40ca0_0 .net *"_s10", 0 0, L_0x7ffdd1f61130;  1 drivers
v0x7ffdd1f40d50_0 .net *"_s4", 0 0, L_0x7ffdd1f60e80;  1 drivers
v0x7ffdd1f40e10_0 .net *"_s6", 0 0, L_0x7ffdd1f60f90;  1 drivers
v0x7ffdd1f40ec0_0 .net *"_s8", 0 0, L_0x7ffdd1f61040;  1 drivers
v0x7ffdd1f40fb0_0 .net "a", 0 0, L_0x7ffdd1f612f0;  1 drivers
v0x7ffdd1f41050_0 .net "b", 0 0, L_0x7ffdd1f61410;  1 drivers
v0x7ffdd1f410f0_0 .net "cin", 0 0, L_0x7ffdd1f616f0;  1 drivers
v0x7ffdd1f41190_0 .net "cout", 0 0, L_0x7ffdd1f611c0;  1 drivers
v0x7ffdd1f412a0_0 .net "sum", 0 0, L_0x7ffdd1f60de0;  1 drivers
L_0x7ffdd1f60ad0 .concat [ 1 1 1 0], L_0x7ffdd1f616f0, L_0x7ffdd1f61410, L_0x7ffdd1f612f0;
L_0x7ffdd1f60de0 .reduce/xor L_0x7ffdd1f60ad0;
S_0x7ffdd1f413b0 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f3e4c0 .param/l "i" 0 4 19, +C4<01000>;
S_0x7ffdd1f41620 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f413b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f60f10 .functor AND 1, L_0x7ffdd1f61d80, L_0x7ffdd1f61f70, C4<1>, C4<1>;
L_0x7ffdd1f619d0 .functor AND 1, L_0x7ffdd1f61d80, L_0x7ffdd1f61630, C4<1>, C4<1>;
L_0x7ffdd1f61a80 .functor OR 1, L_0x7ffdd1f60f10, L_0x7ffdd1f619d0, C4<0>, C4<0>;
L_0x7ffdd1f61b90 .functor AND 1, L_0x7ffdd1f61f70, L_0x7ffdd1f61630, C4<1>, C4<1>;
L_0x7ffdd1f61c20 .functor OR 1, L_0x7ffdd1f61a80, L_0x7ffdd1f61b90, C4<0>, C4<0>;
v0x7ffdd1f41880_0 .net *"_s0", 2 0, L_0x7ffdd1f60d30;  1 drivers
v0x7ffdd1f41920_0 .net *"_s10", 0 0, L_0x7ffdd1f61b90;  1 drivers
v0x7ffdd1f419c0_0 .net *"_s4", 0 0, L_0x7ffdd1f60f10;  1 drivers
v0x7ffdd1f41a70_0 .net *"_s6", 0 0, L_0x7ffdd1f619d0;  1 drivers
v0x7ffdd1f41b20_0 .net *"_s8", 0 0, L_0x7ffdd1f61a80;  1 drivers
v0x7ffdd1f41c10_0 .net "a", 0 0, L_0x7ffdd1f61d80;  1 drivers
v0x7ffdd1f41cb0_0 .net "b", 0 0, L_0x7ffdd1f61f70;  1 drivers
v0x7ffdd1f41d50_0 .net "cin", 0 0, L_0x7ffdd1f61630;  1 drivers
v0x7ffdd1f41df0_0 .net "cout", 0 0, L_0x7ffdd1f61c20;  1 drivers
v0x7ffdd1f41f00_0 .net "sum", 0 0, L_0x7ffdd1f61890;  1 drivers
L_0x7ffdd1f60d30 .concat [ 1 1 1 0], L_0x7ffdd1f61630, L_0x7ffdd1f61f70, L_0x7ffdd1f61d80;
L_0x7ffdd1f61890 .reduce/xor L_0x7ffdd1f60d30;
S_0x7ffdd1f42010 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f421c0 .param/l "i" 0 4 19, +C4<01001>;
S_0x7ffdd1f42240 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f42010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f61950 .functor AND 1, L_0x7ffdd1f626c0, L_0x7ffdd1f627e0, C4<1>, C4<1>;
L_0x7ffdd1f62310 .functor AND 1, L_0x7ffdd1f626c0, L_0x7ffdd1f629f0, C4<1>, C4<1>;
L_0x7ffdd1f623c0 .functor OR 1, L_0x7ffdd1f61950, L_0x7ffdd1f62310, C4<0>, C4<0>;
L_0x7ffdd1f624d0 .functor AND 1, L_0x7ffdd1f627e0, L_0x7ffdd1f629f0, C4<1>, C4<1>;
L_0x7ffdd1f62560 .functor OR 1, L_0x7ffdd1f623c0, L_0x7ffdd1f624d0, C4<0>, C4<0>;
v0x7ffdd1f424a0_0 .net *"_s0", 2 0, L_0x7ffdd1f621f0;  1 drivers
v0x7ffdd1f42540_0 .net *"_s10", 0 0, L_0x7ffdd1f624d0;  1 drivers
v0x7ffdd1f425e0_0 .net *"_s4", 0 0, L_0x7ffdd1f61950;  1 drivers
v0x7ffdd1f42690_0 .net *"_s6", 0 0, L_0x7ffdd1f62310;  1 drivers
v0x7ffdd1f42740_0 .net *"_s8", 0 0, L_0x7ffdd1f623c0;  1 drivers
v0x7ffdd1f42830_0 .net "a", 0 0, L_0x7ffdd1f626c0;  1 drivers
v0x7ffdd1f428d0_0 .net "b", 0 0, L_0x7ffdd1f627e0;  1 drivers
v0x7ffdd1f42970_0 .net "cin", 0 0, L_0x7ffdd1f629f0;  1 drivers
v0x7ffdd1f42a10_0 .net "cout", 0 0, L_0x7ffdd1f62560;  1 drivers
v0x7ffdd1f42b20_0 .net "sum", 0 0, L_0x7ffdd1f61ea0;  1 drivers
L_0x7ffdd1f621f0 .concat [ 1 1 1 0], L_0x7ffdd1f629f0, L_0x7ffdd1f627e0, L_0x7ffdd1f626c0;
L_0x7ffdd1f61ea0 .reduce/xor L_0x7ffdd1f621f0;
S_0x7ffdd1f42c30 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f42de0 .param/l "i" 0 4 19, +C4<01010>;
S_0x7ffdd1f42e60 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f42c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f62b30 .functor AND 1, L_0x7ffdd1f62fd0, L_0x7ffdd1f631f0, C4<1>, C4<1>;
L_0x7ffdd1f62c20 .functor AND 1, L_0x7ffdd1f62fd0, L_0x7ffdd1f62900, C4<1>, C4<1>;
L_0x7ffdd1f62cd0 .functor OR 1, L_0x7ffdd1f62b30, L_0x7ffdd1f62c20, C4<0>, C4<0>;
L_0x7ffdd1f62de0 .functor AND 1, L_0x7ffdd1f631f0, L_0x7ffdd1f62900, C4<1>, C4<1>;
L_0x7ffdd1f62e70 .functor OR 1, L_0x7ffdd1f62cd0, L_0x7ffdd1f62de0, C4<0>, C4<0>;
v0x7ffdd1f430c0_0 .net *"_s0", 2 0, L_0x7ffdd1f62110;  1 drivers
v0x7ffdd1f43160_0 .net *"_s10", 0 0, L_0x7ffdd1f62de0;  1 drivers
v0x7ffdd1f43200_0 .net *"_s4", 0 0, L_0x7ffdd1f62b30;  1 drivers
v0x7ffdd1f432b0_0 .net *"_s6", 0 0, L_0x7ffdd1f62c20;  1 drivers
v0x7ffdd1f43360_0 .net *"_s8", 0 0, L_0x7ffdd1f62cd0;  1 drivers
v0x7ffdd1f43450_0 .net "a", 0 0, L_0x7ffdd1f62fd0;  1 drivers
v0x7ffdd1f434f0_0 .net "b", 0 0, L_0x7ffdd1f631f0;  1 drivers
v0x7ffdd1f43590_0 .net "cin", 0 0, L_0x7ffdd1f62900;  1 drivers
v0x7ffdd1f43630_0 .net "cout", 0 0, L_0x7ffdd1f62e70;  1 drivers
v0x7ffdd1f43740_0 .net "sum", 0 0, L_0x7ffdd1f62a90;  1 drivers
L_0x7ffdd1f62110 .concat [ 1 1 1 0], L_0x7ffdd1f62900, L_0x7ffdd1f631f0, L_0x7ffdd1f62fd0;
L_0x7ffdd1f62a90 .reduce/xor L_0x7ffdd1f62110;
S_0x7ffdd1f43850 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f43a00 .param/l "i" 0 4 19, +C4<01011>;
S_0x7ffdd1f43a80 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f43850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f62ba0 .functor AND 1, L_0x7ffdd1f63910, L_0x7ffdd1f63a30, C4<1>, C4<1>;
L_0x7ffdd1f63580 .functor AND 1, L_0x7ffdd1f63910, L_0x7ffdd1f63390, C4<1>, C4<1>;
L_0x7ffdd1f63630 .functor OR 1, L_0x7ffdd1f62ba0, L_0x7ffdd1f63580, C4<0>, C4<0>;
L_0x7ffdd1f63720 .functor AND 1, L_0x7ffdd1f63a30, L_0x7ffdd1f63390, C4<1>, C4<1>;
L_0x7ffdd1f637b0 .functor OR 1, L_0x7ffdd1f63630, L_0x7ffdd1f63720, C4<0>, C4<0>;
v0x7ffdd1f43ce0_0 .net *"_s0", 2 0, L_0x7ffdd1f630f0;  1 drivers
v0x7ffdd1f43d80_0 .net *"_s10", 0 0, L_0x7ffdd1f63720;  1 drivers
v0x7ffdd1f43e20_0 .net *"_s4", 0 0, L_0x7ffdd1f62ba0;  1 drivers
v0x7ffdd1f43ed0_0 .net *"_s6", 0 0, L_0x7ffdd1f63580;  1 drivers
v0x7ffdd1f43f80_0 .net *"_s8", 0 0, L_0x7ffdd1f63630;  1 drivers
v0x7ffdd1f44070_0 .net "a", 0 0, L_0x7ffdd1f63910;  1 drivers
v0x7ffdd1f44110_0 .net "b", 0 0, L_0x7ffdd1f63a30;  1 drivers
v0x7ffdd1f441b0_0 .net "cin", 0 0, L_0x7ffdd1f63390;  1 drivers
v0x7ffdd1f44250_0 .net "cout", 0 0, L_0x7ffdd1f637b0;  1 drivers
v0x7ffdd1f44360_0 .net "sum", 0 0, L_0x7ffdd1f634a0;  1 drivers
L_0x7ffdd1f630f0 .concat [ 1 1 1 0], L_0x7ffdd1f63390, L_0x7ffdd1f63a30, L_0x7ffdd1f63910;
L_0x7ffdd1f634a0 .reduce/xor L_0x7ffdd1f630f0;
S_0x7ffdd1f44470 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f44620 .param/l "i" 0 4 19, +C4<01100>;
S_0x7ffdd1f446a0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f44470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f63430 .functor AND 1, L_0x7ffdd1f64220, L_0x7ffdd1f63b50, C4<1>, C4<1>;
L_0x7ffdd1f63e70 .functor AND 1, L_0x7ffdd1f64220, L_0x7ffdd1f64470, C4<1>, C4<1>;
L_0x7ffdd1f63f20 .functor OR 1, L_0x7ffdd1f63430, L_0x7ffdd1f63e70, C4<0>, C4<0>;
L_0x7ffdd1f64030 .functor AND 1, L_0x7ffdd1f63b50, L_0x7ffdd1f64470, C4<1>, C4<1>;
L_0x7ffdd1f640c0 .functor OR 1, L_0x7ffdd1f63f20, L_0x7ffdd1f64030, C4<0>, C4<0>;
v0x7ffdd1f44900_0 .net *"_s0", 2 0, L_0x7ffdd1f63cf0;  1 drivers
v0x7ffdd1f449a0_0 .net *"_s10", 0 0, L_0x7ffdd1f64030;  1 drivers
v0x7ffdd1f44a40_0 .net *"_s4", 0 0, L_0x7ffdd1f63430;  1 drivers
v0x7ffdd1f44af0_0 .net *"_s6", 0 0, L_0x7ffdd1f63e70;  1 drivers
v0x7ffdd1f44ba0_0 .net *"_s8", 0 0, L_0x7ffdd1f63f20;  1 drivers
v0x7ffdd1f44c90_0 .net "a", 0 0, L_0x7ffdd1f64220;  1 drivers
v0x7ffdd1f44d30_0 .net "b", 0 0, L_0x7ffdd1f63b50;  1 drivers
v0x7ffdd1f44dd0_0 .net "cin", 0 0, L_0x7ffdd1f64470;  1 drivers
v0x7ffdd1f44e70_0 .net "cout", 0 0, L_0x7ffdd1f640c0;  1 drivers
v0x7ffdd1f44f80_0 .net "sum", 0 0, L_0x7ffdd1f63d90;  1 drivers
L_0x7ffdd1f63cf0 .concat [ 1 1 1 0], L_0x7ffdd1f64470, L_0x7ffdd1f63b50, L_0x7ffdd1f64220;
L_0x7ffdd1f63d90 .reduce/xor L_0x7ffdd1f63cf0;
S_0x7ffdd1f45090 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f45240 .param/l "i" 0 4 19, +C4<01101>;
S_0x7ffdd1f452c0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f45090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f643e0 .functor AND 1, L_0x7ffdd1f64b40, L_0x7ffdd1f64c60, C4<1>, C4<1>;
L_0x7ffdd1f647b0 .functor AND 1, L_0x7ffdd1f64b40, L_0x7ffdd1f64590, C4<1>, C4<1>;
L_0x7ffdd1f64860 .functor OR 1, L_0x7ffdd1f643e0, L_0x7ffdd1f647b0, C4<0>, C4<0>;
L_0x7ffdd1f64950 .functor AND 1, L_0x7ffdd1f64c60, L_0x7ffdd1f64590, C4<1>, C4<1>;
L_0x7ffdd1f649e0 .functor OR 1, L_0x7ffdd1f64860, L_0x7ffdd1f64950, C4<0>, C4<0>;
v0x7ffdd1f45520_0 .net *"_s0", 2 0, L_0x7ffdd1f64340;  1 drivers
v0x7ffdd1f455c0_0 .net *"_s10", 0 0, L_0x7ffdd1f64950;  1 drivers
v0x7ffdd1f45660_0 .net *"_s4", 0 0, L_0x7ffdd1f643e0;  1 drivers
v0x7ffdd1f45710_0 .net *"_s6", 0 0, L_0x7ffdd1f647b0;  1 drivers
v0x7ffdd1f457c0_0 .net *"_s8", 0 0, L_0x7ffdd1f64860;  1 drivers
v0x7ffdd1f458b0_0 .net "a", 0 0, L_0x7ffdd1f64b40;  1 drivers
v0x7ffdd1f45950_0 .net "b", 0 0, L_0x7ffdd1f64c60;  1 drivers
v0x7ffdd1f459f0_0 .net "cin", 0 0, L_0x7ffdd1f64590;  1 drivers
v0x7ffdd1f45a90_0 .net "cout", 0 0, L_0x7ffdd1f649e0;  1 drivers
v0x7ffdd1f45ba0_0 .net "sum", 0 0, L_0x7ffdd1f646d0;  1 drivers
L_0x7ffdd1f64340 .concat [ 1 1 1 0], L_0x7ffdd1f64590, L_0x7ffdd1f64c60, L_0x7ffdd1f64b40;
L_0x7ffdd1f646d0 .reduce/xor L_0x7ffdd1f64340;
S_0x7ffdd1f45cb0 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f45e60 .param/l "i" 0 4 19, +C4<01110>;
S_0x7ffdd1f45ee0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f45cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f65010 .functor AND 1, L_0x7ffdd1f65450, L_0x7ffdd1f64d80, C4<1>, C4<1>;
L_0x7ffdd1f650c0 .functor AND 1, L_0x7ffdd1f65450, L_0x7ffdd1f656d0, C4<1>, C4<1>;
L_0x7ffdd1f65170 .functor OR 1, L_0x7ffdd1f65010, L_0x7ffdd1f650c0, C4<0>, C4<0>;
L_0x7ffdd1f65260 .functor AND 1, L_0x7ffdd1f64d80, L_0x7ffdd1f656d0, C4<1>, C4<1>;
L_0x7ffdd1f652f0 .functor OR 1, L_0x7ffdd1f65170, L_0x7ffdd1f65260, C4<0>, C4<0>;
v0x7ffdd1f46140_0 .net *"_s0", 2 0, L_0x7ffdd1f64ed0;  1 drivers
v0x7ffdd1f461e0_0 .net *"_s10", 0 0, L_0x7ffdd1f65260;  1 drivers
v0x7ffdd1f46280_0 .net *"_s4", 0 0, L_0x7ffdd1f65010;  1 drivers
v0x7ffdd1f46330_0 .net *"_s6", 0 0, L_0x7ffdd1f650c0;  1 drivers
v0x7ffdd1f463e0_0 .net *"_s8", 0 0, L_0x7ffdd1f65170;  1 drivers
v0x7ffdd1f464d0_0 .net "a", 0 0, L_0x7ffdd1f65450;  1 drivers
v0x7ffdd1f46570_0 .net "b", 0 0, L_0x7ffdd1f64d80;  1 drivers
v0x7ffdd1f46610_0 .net "cin", 0 0, L_0x7ffdd1f656d0;  1 drivers
v0x7ffdd1f466b0_0 .net "cout", 0 0, L_0x7ffdd1f652f0;  1 drivers
v0x7ffdd1f467c0_0 .net "sum", 0 0, L_0x7ffdd1f64f70;  1 drivers
L_0x7ffdd1f64ed0 .concat [ 1 1 1 0], L_0x7ffdd1f656d0, L_0x7ffdd1f64d80, L_0x7ffdd1f65450;
L_0x7ffdd1f64f70 .reduce/xor L_0x7ffdd1f64ed0;
S_0x7ffdd1f468d0 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 4 19, 4 19 0, S_0x7ffdd1f3af10;
 .timescale 0 0;
P_0x7ffdd1f46a80 .param/l "i" 0 4 19, +C4<01111>;
S_0x7ffdd1f46b00 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7ffdd1f468d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffdd1f65960 .functor AND 1, L_0x7ffdd1f662b0, L_0x7ffdd1f657f0, C4<1>, C4<1>;
L_0x7ffdd1f659d0 .functor AND 1, L_0x7ffdd1f662b0, L_0x7ffdd1f61530, C4<1>, C4<1>;
L_0x7ffdd1f65a80 .functor OR 1, L_0x7ffdd1f65960, L_0x7ffdd1f659d0, C4<0>, C4<0>;
L_0x7ffdd1f65b90 .functor AND 1, L_0x7ffdd1f657f0, L_0x7ffdd1f61530, C4<1>, C4<1>;
L_0x7ffdd1f65c20 .functor OR 1, L_0x7ffdd1f65a80, L_0x7ffdd1f65b90, C4<0>, C4<0>;
v0x7ffdd1f46d60_0 .net *"_s0", 2 0, L_0x7ffdd1f65570;  1 drivers
v0x7ffdd1f46e00_0 .net *"_s10", 0 0, L_0x7ffdd1f65b90;  1 drivers
v0x7ffdd1f46ea0_0 .net *"_s4", 0 0, L_0x7ffdd1f65960;  1 drivers
v0x7ffdd1f46f50_0 .net *"_s6", 0 0, L_0x7ffdd1f659d0;  1 drivers
v0x7ffdd1f47000_0 .net *"_s8", 0 0, L_0x7ffdd1f65a80;  1 drivers
v0x7ffdd1f470f0_0 .net "a", 0 0, L_0x7ffdd1f662b0;  1 drivers
v0x7ffdd1f47190_0 .net "b", 0 0, L_0x7ffdd1f657f0;  1 drivers
v0x7ffdd1f47230_0 .net "cin", 0 0, L_0x7ffdd1f61530;  1 drivers
v0x7ffdd1f472d0_0 .net "cout", 0 0, L_0x7ffdd1f65c20;  1 drivers
v0x7ffdd1f473e0_0 .net "sum", 0 0, L_0x7ffdd1f65610;  1 drivers
L_0x7ffdd1f65570 .concat [ 1 1 1 0], L_0x7ffdd1f61530, L_0x7ffdd1f657f0, L_0x7ffdd1f662b0;
L_0x7ffdd1f65610 .reduce/xor L_0x7ffdd1f65570;
S_0x7ffdd1f480e0 .scope module, "c" "MULTIPLIER_N_BIT" 3 52, 7 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7ffdd1f482b0 .param/l "MSB" 1 7 3, +C4<000000000000000000000000000001111>;
P_0x7ffdd1f482f0 .param/l "size" 0 7 2, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f67890 .functor XNOR 1, L_0x7ffdd1f67710, L_0x7ffdd1f677b0, C4<0>, C4<0>;
L_0x7ffdd1f67b10 .functor XOR 1, L_0x7ffdd1f67980, L_0x7ffdd1f67a20, C4<0>, C4<0>;
L_0x7ffdd1f67bc0 .functor AND 1, L_0x7ffdd1f67890, L_0x7ffdd1f67b10, C4<1>, C4<1>;
L_0x10e2b8758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f484e0_0 .net *"_s10", 0 0, L_0x10e2b8758;  1 drivers
v0x7ffdd1f48570_0 .net *"_s12", 16 0, L_0x7ffdd1f675f0;  1 drivers
v0x7ffdd1f48600_0 .net *"_s14", 0 0, L_0x7ffdd1f67710;  1 drivers
v0x7ffdd1f486a0_0 .net *"_s16", 0 0, L_0x7ffdd1f677b0;  1 drivers
v0x7ffdd1f48750_0 .net *"_s17", 0 0, L_0x7ffdd1f67890;  1 drivers
v0x7ffdd1f48830_0 .net *"_s20", 0 0, L_0x7ffdd1f67980;  1 drivers
v0x7ffdd1f488e0_0 .net *"_s22", 0 0, L_0x7ffdd1f67a20;  1 drivers
v0x7ffdd1f48990_0 .net *"_s23", 0 0, L_0x7ffdd1f67b10;  1 drivers
v0x7ffdd1f48a40_0 .net *"_s3", 16 0, L_0x7ffdd1f67430;  1 drivers
L_0x10e2b8710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f48b50_0 .net *"_s6", 0 0, L_0x10e2b8710;  1 drivers
v0x7ffdd1f48c00_0 .net *"_s7", 16 0, L_0x7ffdd1f67510;  1 drivers
v0x7ffdd1f48cb0_0 .net "cout", 0 0, L_0x7ffdd1f672b0;  1 drivers
v0x7ffdd1f48d50_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f48df0_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f48e90_0 .net "out", 15 0, L_0x7ffdd1f67350;  alias, 1 drivers
v0x7ffdd1f48f40_0 .net "overflow", 0 0, L_0x7ffdd1f67bc0;  1 drivers
L_0x7ffdd1f672b0 .part L_0x7ffdd1f675f0, 16, 1;
L_0x7ffdd1f67350 .part L_0x7ffdd1f675f0, 0, 16;
L_0x7ffdd1f67430 .concat [ 16 1 0 0], v0x7ffdd1f4d8c0_0, L_0x10e2b8710;
L_0x7ffdd1f67510 .concat [ 16 1 0 0], v0x7ffdd1f4d9f0_0, L_0x10e2b8758;
L_0x7ffdd1f675f0 .arith/mult 17, L_0x7ffdd1f67430, L_0x7ffdd1f67510;
L_0x7ffdd1f67710 .part v0x7ffdd1f4d8c0_0, 15, 1;
L_0x7ffdd1f677b0 .part v0x7ffdd1f4d9f0_0, 15, 1;
L_0x7ffdd1f67980 .part v0x7ffdd1f4d8c0_0, 15, 1;
L_0x7ffdd1f67a20 .part L_0x7ffdd1f67350, 15, 1;
S_0x7ffdd1f49060 .scope module, "d" "OR_BITWISE_N_BIT" 3 53, 8 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7ffdd1f49210 .param/l "size" 0 8 2, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f67dd0 .functor OR 16, v0x7ffdd1f4d8c0_0, v0x7ffdd1f4d9f0_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffdd1f49360_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f49400_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f494a0_0 .net "out", 15 0, L_0x7ffdd1f67dd0;  alias, 1 drivers
S_0x7ffdd1f49570 .scope module, "e" "AND_BITWISE_N_BIT" 3 54, 9 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7ffdd1f49760 .param/l "size" 0 9 2, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f67e80 .functor AND 16, v0x7ffdd1f4d8c0_0, v0x7ffdd1f4d9f0_0, C4<1111111111111111>, C4<1111111111111111>;
v0x7ffdd1f498b0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f49960_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f49a00_0 .net "out", 15 0, L_0x7ffdd1f67e80;  alias, 1 drivers
S_0x7ffdd1f49ad0 .scope module, "f" "XOR_BITWISE_N_BIT" 3 55, 10 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7ffdd1f49c80 .param/l "size" 0 10 2, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f67f30 .functor XOR 16, v0x7ffdd1f4d8c0_0, v0x7ffdd1f4d9f0_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffdd1f49df0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f49ea0_0 .net "in_b", 15 0, v0x7ffdd1f4d9f0_0;  alias, 1 drivers
v0x7ffdd1f49f40_0 .net "out", 15 0, L_0x7ffdd1f67f30;  alias, 1 drivers
S_0x7ffdd1f49fd0 .scope module, "g" "RIGHT_SHIFTER_N_BIT" 3 56, 11 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7ffdd1f4a180 .param/l "m" 0 11 3, +C4<00000000000000000000000000000101>;
P_0x7ffdd1f4a1c0 .param/l "size" 0 11 2, +C4<00000000000000000000000000010000>;
v0x7ffdd1f4a3a0_0 .net *"_s2", 31 0, L_0x7ffdd1f680c0;  1 drivers
L_0x10e2b87a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4a460_0 .net *"_s5", 26 0, L_0x10e2b87a0;  1 drivers
L_0x10e2b87e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4a500_0 .net/2u *"_s6", 31 0, L_0x10e2b87e8;  1 drivers
v0x7ffdd1f4a590_0 .net *"_s8", 31 0, L_0x7ffdd1f681a0;  1 drivers
v0x7ffdd1f4a620_0 .net "cout", 0 0, L_0x7ffdd1f682e0;  1 drivers
v0x7ffdd1f4a6f0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f4a780_0 .net "out", 15 0, L_0x7ffdd1f67fe0;  alias, 1 drivers
v0x7ffdd1f4a830_0 .net "shift", 4 0, v0x7ffdd1f4c930_0;  alias, 1 drivers
L_0x7ffdd1f67fe0 .shift/r 16, v0x7ffdd1f4d8c0_0, v0x7ffdd1f4c930_0;
L_0x7ffdd1f680c0 .concat [ 5 27 0 0], v0x7ffdd1f4c930_0, L_0x10e2b87a0;
L_0x7ffdd1f681a0 .arith/sub 32, L_0x7ffdd1f680c0, L_0x10e2b87e8;
L_0x7ffdd1f682e0 .part/v v0x7ffdd1f4d8c0_0, L_0x7ffdd1f681a0, 1;
S_0x7ffdd1f4a920 .scope module, "h" "LEFT_SHIFTER_N_BIT" 3 57, 12 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7ffdd1f4aad0 .param/l "m" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x7ffdd1f4ab10 .param/l "size" 0 12 2, +C4<00000000000000000000000000010000>;
L_0x10e2b8830 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4acf0_0 .net/2u *"_s2", 31 0, L_0x10e2b8830;  1 drivers
v0x7ffdd1f4adb0_0 .net *"_s4", 31 0, L_0x7ffdd1f684a0;  1 drivers
L_0x10e2b8878 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4ae50_0 .net *"_s7", 26 0, L_0x10e2b8878;  1 drivers
v0x7ffdd1f4aee0_0 .net *"_s8", 31 0, L_0x7ffdd1f68640;  1 drivers
v0x7ffdd1f4af70_0 .net "cout", 0 0, L_0x7ffdd1f68740;  1 drivers
v0x7ffdd1f4b040_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f4b1d0_0 .net "out", 15 0, L_0x7ffdd1f683c0;  alias, 1 drivers
v0x7ffdd1f4b260_0 .net "shift", 4 0, v0x7ffdd1f4c930_0;  alias, 1 drivers
L_0x7ffdd1f683c0 .shift/l 16, v0x7ffdd1f4d8c0_0, v0x7ffdd1f4c930_0;
L_0x7ffdd1f684a0 .concat [ 5 27 0 0], v0x7ffdd1f4c930_0, L_0x10e2b8878;
L_0x7ffdd1f68640 .arith/sub 32, L_0x10e2b8830, L_0x7ffdd1f684a0;
L_0x7ffdd1f68740 .part/v v0x7ffdd1f4d8c0_0, L_0x7ffdd1f68640, 1;
S_0x7ffdd1f4b320 .scope module, "i" "RIGHT_ROTATER_N_BIT" 3 58, 13 1 0, S_0x7ffdd1f1f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7ffdd1f4b550 .param/l "m" 0 13 3, +C4<00000000000000000000000000000101>;
P_0x7ffdd1f4b590 .param/l "size" 0 13 2, +C4<00000000000000000000000000010000>;
v0x7ffdd1f4b710_0 .net *"_s1", 4 0, L_0x7ffdd1f68820;  1 drivers
v0x7ffdd1f4b7c0_0 .net *"_s3", 10 0, L_0x7ffdd1f688c0;  1 drivers
v0x7ffdd1f4b860_0 .net "cout", 0 0, L_0x7ffdd1f68ac0;  1 drivers
v0x7ffdd1f4b8f0_0 .net "in_a", 15 0, v0x7ffdd1f4d8c0_0;  alias, 1 drivers
v0x7ffdd1f4b980_0 .net "out", 15 0, L_0x7ffdd1f68960;  alias, 1 drivers
o0x10e28cae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7ffdd1f4ba30_0 .net "shift", 4 0, o0x10e28cae8;  0 drivers
L_0x7ffdd1f68820 .part v0x7ffdd1f4d8c0_0, 0, 5;
L_0x7ffdd1f688c0 .part v0x7ffdd1f4d8c0_0, 5, 11;
L_0x7ffdd1f68960 .concat [ 11 5 0 0], L_0x7ffdd1f688c0, L_0x7ffdd1f68820;
L_0x7ffdd1f68ac0 .part v0x7ffdd1f4d8c0_0, 4, 1;
S_0x7ffdd1f4c6b0 .scope module, "DECODER" "DECODER" 2 90, 14 18 0, S_0x7ffdd1f15200;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "raw_instruction"
    .port_info 1 /OUTPUT 2 "condition"
    .port_info 2 /OUTPUT 4 "op_code"
    .port_info 3 /OUTPUT 3 "dest_reg"
    .port_info 4 /OUTPUT 3 "source_reg_one"
    .port_info 5 /OUTPUT 3 "source_reg_two"
    .port_info 6 /OUTPUT 5 "bits_to_shift"
v0x7ffdd1f4c930_0 .var "bits_to_shift", 4 0;
o0x10e28cfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffdd1f4c9e0_0 .net "clk", 0 0, o0x10e28cfc8;  0 drivers
v0x7ffdd1f4ca80_0 .var "condition", 1 0;
v0x7ffdd1f4cb40_0 .var "dest_reg", 2 0;
v0x7ffdd1f4cbf0_0 .var "op_code", 3 0;
v0x7ffdd1f4ccd0_0 .net "raw_instruction", 15 0, L_0x7ffdd1f690e0;  alias, 1 drivers
v0x7ffdd1f4cd70_0 .var "source_reg_one", 2 0;
v0x7ffdd1f4ce20_0 .var "source_reg_two", 2 0;
E_0x7ffdd1f4c900 .event edge, v0x7ffdd1f4ccd0_0;
S_0x7ffdd1f4cf80 .scope module, "RAM_i" "RAM" 2 117, 15 1 0, S_0x7ffdd1f15200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 3 "out_data_1_sel"
    .port_info 2 /INPUT 3 "out_data_2_sel"
    .port_info 3 /INPUT 3 "in_data_1_sel"
    .port_info 4 /OUTPUT 16 "out_data_1"
    .port_info 5 /OUTPUT 16 "out_data_2"
    .port_info 6 /INPUT 16 "in_data_1"
    .port_info 7 /INPUT 1 "ce"
    .port_info 8 /INPUT 1 "rr"
    .port_info 9 /INPUT 1 "clk"
P_0x7ffdd1f4d150 .param/l "add_length" 0 15 16, +C4<00000000000000000000000000000011>;
P_0x7ffdd1f4d190 .param/l "mem_length" 0 15 15, +C4<00000000000000000000000000001000>;
P_0x7ffdd1f4d1d0 .param/l "mem_width" 0 15 14, +C4<00000000000000000000000000010000>;
v0x7ffdd1f4d4f0_0 .net "ce", 0 0, v0x7ffdd1f509c0_0;  1 drivers
v0x7ffdd1f4d5a0_0 .net "clk", 0 0, L_0x7ffdd1f52020;  alias, 1 drivers
v0x7ffdd1f4d640_0 .net "in_data_1", 15 0, v0x7ffdd1f4bb20_0;  alias, 1 drivers
v0x7ffdd1f4d6d0_0 .net "in_data_1_sel", 2 0, v0x7ffdd1f4cb40_0;  alias, 1 drivers
v0x7ffdd1f4d760_0 .net "load", 0 0, v0x7ffdd1f505d0_0;  1 drivers
v0x7ffdd1f4d830 .array "mem", 7 0, 15 0;
v0x7ffdd1f4d8c0_0 .var "out_data_1", 15 0;
v0x7ffdd1f4d950_0 .net "out_data_1_sel", 2 0, v0x7ffdd1f4cd70_0;  alias, 1 drivers
v0x7ffdd1f4d9f0_0 .var "out_data_2", 15 0;
v0x7ffdd1f4db00_0 .net "out_data_2_sel", 2 0, v0x7ffdd1f4ce20_0;  alias, 1 drivers
v0x7ffdd1f4dbc0_0 .net "rr", 0 0, L_0x7ffdd1f515f0;  alias, 1 drivers
E_0x7ffdd1f4d4b0 .event posedge, v0x7ffdd1f4d5a0_0;
S_0x7ffdd1f4dd00 .scope module, "ROM_i" "ROM" 2 88, 16 3 0, S_0x7ffdd1f15200;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address"
    .port_info 1 /OUTPUT 16 "data"
    .port_info 2 /INPUT 1 "ce"
P_0x7ffdd1f4de60 .param/l "add_length" 0 16 11, +C4<00000000000000000000000000000101>;
P_0x7ffdd1f4dea0 .param/l "mem_length" 0 16 10, +C4<00000000000000000000000000100000>;
P_0x7ffdd1f4dee0 .param/l "mem_width" 0 16 9, +C4<00000000000000000000000000010000>;
L_0x7ffdd1f690e0 .functor BUFT 16, L_0x7ffdd1f52b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffdd1f4e130_0 .net *"_s0", 15 0, L_0x7ffdd1f52b20;  1 drivers
v0x7ffdd1f4e1f0_0 .net *"_s2", 6 0, L_0x7ffdd1f52bc0;  1 drivers
L_0x10e2b85a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4e290_0 .net *"_s5", 1 0, L_0x10e2b85a8;  1 drivers
v0x7ffdd1f4e320_0 .net "address", 4 0, v0x7ffdd1f50910_0;  1 drivers
L_0x10e2b85f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffdd1f4e3b0_0 .net "ce", 0 0, L_0x10e2b85f0;  1 drivers
v0x7ffdd1f4e480_0 .net "data", 15 0, L_0x7ffdd1f690e0;  alias, 1 drivers
v0x7ffdd1f4e510 .array "mem", 31 0, 15 0;
L_0x7ffdd1f52b20 .array/port v0x7ffdd1f4e510, L_0x7ffdd1f52bc0;
L_0x7ffdd1f52bc0 .concat [ 5 2 0 0], v0x7ffdd1f50910_0, L_0x10e2b85a8;
    .scope S_0x7ffdd1f4c6b0;
T_0 ;
    %wait E_0x7ffdd1f4c900;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7ffdd1f4ca80_0, 0;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v0x7ffdd1f4cbf0_0, 0;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 3, 7, 4;
    %assign/vec4 v0x7ffdd1f4cb40_0, 0;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 3, 4, 4;
    %assign/vec4 v0x7ffdd1f4cd70_0, 0;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7ffdd1f4ce20_0, 0;
    %load/vec4 v0x7ffdd1f4ccd0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %assign/vec4 v0x7ffdd1f4c930_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffdd1f1f990;
T_1 ;
    %wait E_0x7ffdd1f1d590;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7ffdd1f4bdb0, 4;
    %store/vec4 v0x7ffdd1f4bb20_0, 0, 16;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffdd1f1f990;
T_2 ;
    %wait E_0x7ffdd1f1d590;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
    %load/vec4 v0x7ffdd1f4c3d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ffdd1f4c330_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
    %load/vec4 v0x7ffdd1f4c3d0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7ffdd1f4c330_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
    %load/vec4 v0x7ffdd1f4c3d0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7ffdd1f4c330_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7ffdd1f4c2a0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7ffdd1f4c070_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7ffdd1f4bfe0_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffdd1f4cf80;
T_3 ;
    %wait E_0x7ffdd1f4d4b0;
    %load/vec4 v0x7ffdd1f4d4f0_0;
    %load/vec4 v0x7ffdd1f4dbc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ffdd1f4d640_0;
    %load/vec4 v0x7ffdd1f4d6d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7ffdd1f4d830, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffdd1f4cf80;
T_4 ;
    %wait E_0x7ffdd1f4d4b0;
    %load/vec4 v0x7ffdd1f4d4f0_0;
    %load/vec4 v0x7ffdd1f4dbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7ffdd1f4d950_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7ffdd1f4d830, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7ffdd1f4d8c0_0, 0, 16;
    %load/vec4 v0x7ffdd1f4d4f0_0;
    %load/vec4 v0x7ffdd1f4dbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x7ffdd1f4db00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7ffdd1f4d830, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7ffdd1f4d9f0_0, 0, 16;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffdd1f15200;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffdd1f509c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7ffdd1f15200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffdd1f505d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7ffdd1f15200;
T_7 ;
    %wait E_0x7ffdd1f18a50;
    %load/vec4 v0x7ffdd1f50710_0;
    %assign/vec4 v0x7ffdd1f50330_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffdd1f15200;
T_8 ;
    %wait E_0x7ffdd1f1fbd0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffdd1f50910_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffdd1f50330_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffdd1f505d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffdd1f15200;
T_9 ;
    %wait E_0x7ffdd1f1fed0;
    %load/vec4 v0x7ffdd1f50910_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7ffdd1f50910_0, 0, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ffdd1f15200;
T_10 ;
    %vpi_call 2 132 "$monitor", $time, "current_state=%d", v0x7ffdd1f50330_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU/ALU.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/ADDER_N_BIT//ADDER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/FULL_ADDER//FULL_ADDER.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/SUBTRACTOR_N_BIT//SUBTRACTOR_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/MULTIPLIER_N_BIT//MULTIPLIER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/OR_BITWISE_N_BIT//OR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/AND_BITWISE_N_BIT//AND_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/XOR_BITWISE_N_BIT//XOR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_SHIFTER_N_BIT//RIGHT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/LEFT_SHIFTER_N_BIT//LEFT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_ROTATER_N_BIT//RIGHT_ROTATER_N_BIT.v";
    "./DECODER.v";
    "./RAM/RAM.v";
    "./ROM/ROM.v";
