# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_final.srcs/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../../project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd" \
"../../../../../project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd" \
"../../../../project_final.srcs/sim_1/new/TB_Add_Sub.vhd" \

# Do not sort compile order
nosort
