timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "t2" 5 3466 532 3512 578 m2
port "t3" 6 3690 1030 3736 1076 m2
port "t0" 3 2088 532 2134 578 m2
port "t1" 4 2312 1030 2358 1076 m2
port "out" 7 3694 1632 3740 1678 m1
port "en" 2 414 996 460 1042 m1
port "in" 1 210 962 256 1008 m1
port "VDD" 8 992 2468 1038 2514 m1
port "VSS" 9 2626 320 2672 366 m1
node "t2" 857 309.129 3466 532 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17484 1168 0 0 3564 240 4712 276 4712 276 0 0 0 0 0 0 0 0
equiv "t2" "fine_delay_unit_1.t0"
node "t3" 1031 375.997 3690 1030 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20724 1384 0 0 3564 240 4712 276 4712 276 0 0 0 0 0 0 0 0
equiv "t3" "fine_delay_unit_1.t1"
node "a_3512_616#" 1780 612.975 3512 616 ndif 0 0 0 0 0 0 0 0 34800 1432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20944 1368 34684 1600 0 0 0 0 0 0 0 0 0 0
node "a_3248_1170#" 2576 387.205 3248 1170 ndif 0 0 0 0 0 0 0 0 46400 1948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28016 1852 59524 2680 0 0 0 0 0 0 0 0 0 0
node "t0" 857 309.038 2088 532 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17484 1168 0 0 3564 240 4712 276 4712 276 0 0 0 0 0 0 0 0
equiv "t0" "fine_delay_unit_0.t0"
node "t1" 1031 371.058 2312 1030 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20724 1384 0 0 3564 240 4712 276 4712 276 0 0 0 0 0 0 0 0
equiv "t1" "fine_delay_unit_0.t1"
node "a_2134_616#" 1780 612.975 2134 616 ndif 0 0 0 0 0 0 0 0 34800 1432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20944 1368 34684 1600 0 0 0 0 0 0 0 0 0 0
node "a_1870_1170#" 2576 387.205 1870 1170 ndif 0 0 0 0 0 0 0 0 46400 1948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28016 1852 59524 2680 0 0 0 0 0 0 0 0 0 0
node "a_306_476#" 982 371.906 306 476 ndif 0 0 0 0 0 0 0 0 23200 916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13872 884 18400 892 0 0 0 0 0 0 0 0 0 0
node "out" 2789 493.979 3694 1632 m1 0 0 0 0 0 0 0 0 11600 516 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27744 1768 52624 2380 0 0 0 0 0 0 0 0 0 0
equiv "out" "fine_delay_unit_1.out"
node "a_3160_1170#" 5569 739.963 3160 1170 ndif 0 0 0 0 0 0 0 0 23200 1032 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39012 2516 0 0 41944 2732 103924 4360 0 0 0 0 0 0 0 0 0 0
node "fine_delay_unit_1.in" 6832 1716.08 2310 1170 ndif 0 0 0 0 0 0 0 0 11600 516 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77616 5096 0 0 34872 2248 106136 4268 78744 2724 0 0 0 0 0 0 0 0
equiv "fine_delay_unit_1.in" "fine_delay_unit_0.out"
node "nand_gate_0.out" 4935 896.51 306 1084 pdif 0 0 0 0 0 0 0 0 23200 916 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33672 2180 0 0 38324 2416 98180 4200 0 0 0 0 0 0 0 0 0 0
node "en" 2053 179.937 414 996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41496 2712 0 0 3696 244 3696 244 0 0 0 0 0 0 0 0 0 0
equiv "en" "nand_gate_0.a"
node "in" 2053 247.895 210 962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41496 2712 0 0 3696 244 3696 244 0 0 0 0 0 0 0 0 0 0
equiv "in" "nand_gate_0.b"
node "a_1782_1170#" 5569 731.6 1782 1170 ndif 0 0 0 0 0 0 0 0 23200 1032 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39012 2516 0 0 41944 2732 103924 4360 0 0 0 0 0 0 0 0 0 0
node "fine_delay_unit_0.in" 6833 1832.03 1054 478 ndif 0 0 0 0 0 0 0 0 11600 516 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77616 5096 0 0 34872 2248 139960 5412 78984 2732 0 0 0 0 0 0 0 0
node "VDD" 49853 11680.6 992 2468 m1 0 0 0 0 2516780 12724 0 0 646020 19044 243600 9212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 790724 28032 1247116 32688 0 0 0 0 0 0 0 0 0 0
equiv "VDD" "fine_delay_unit_0.VDD"
equiv "VDD" "fine_delay_unit_1.VDD"
equiv "VDD" "nand_gate_0.VDD"
substrate "VSS" 0 0 2626 320 m1 0 0 0 0 0 0 0 0 104400 4296 623172 21180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 686004 25284 916408 25572 0 0 0 0 0 0 0 0 0 0
equiv "VSS" "fine_delay_unit_0.VSS"
equiv "VSS" "fine_delay_unit_1.VSS"
equiv "VSS" "nand_gate_0.VSS"
cap "t0" "t2" 3.85943
cap "t3" "VDD" 4.8524
cap "t1" "a_3512_616#" 0.0220873
cap "VDD" "in" 118.135
cap "VDD" "a_1782_1170#" 1254.41
cap "a_2134_616#" "a_1782_1170#" 19.8207
cap "t0" "fine_delay_unit_0.in" 9.34275
cap "a_1870_1170#" "t1" 1.62824
cap "a_3160_1170#" "out" 115.353
cap "t1" "fine_delay_unit_1.in" 39.1176
cap "t1" "t2" 0.562936
cap "a_3248_1170#" "out" 0.0344313
cap "t3" "a_3160_1170#" 10.8123
cap "a_3248_1170#" "t3" 1.62824
cap "nand_gate_0.out" "in" 50.3258
cap "t1" "fine_delay_unit_0.in" 20.5566
cap "a_3160_1170#" "a_1782_1170#" 1.7372
cap "a_3160_1170#" "VDD" 1250.72
cap "t1" "t0" 14.8046
cap "nand_gate_0.out" "a_1782_1170#" 0.377512
cap "nand_gate_0.out" "VDD" 1282.98
cap "out" "a_3512_616#" 0.0730298
cap "a_2134_616#" "nand_gate_0.out" 0.0447366
cap "en" "in" 78.2658
cap "a_3248_1170#" "a_1782_1170#" 0.00209893
cap "t3" "a_3512_616#" 13.742
cap "en" "VDD" 150.039
cap "fine_delay_unit_1.in" "out" 2.06957
cap "a_1782_1170#" "a_3512_616#" 0.000757215
cap "a_3248_1170#" "a_3160_1170#" 532.67
cap "t3" "fine_delay_unit_1.in" 20.4809
cap "t2" "t3" 14.8046
cap "a_1870_1170#" "a_1782_1170#" 532.67
cap "a_1870_1170#" "a_2134_616#" 556.904
cap "en" "nand_gate_0.out" 124.18
cap "fine_delay_unit_1.in" "a_1782_1170#" 130.035
cap "fine_delay_unit_1.in" "VDD" 1335.58
cap "a_2134_616#" "fine_delay_unit_1.in" 0.596619
cap "t2" "VDD" 0.429375
cap "a_2134_616#" "t2" 0.00066016
cap "a_3160_1170#" "a_3512_616#" 19.8207
cap "fine_delay_unit_0.in" "in" 0.55254
cap "a_3248_1170#" "a_3512_616#" 556.904
cap "fine_delay_unit_0.in" "a_1782_1170#" 253.714
cap "VDD" "fine_delay_unit_0.in" 1542.35
cap "a_2134_616#" "fine_delay_unit_0.in" 28.8463
cap "t0" "a_1782_1170#" 3.33719
cap "t0" "VDD" 0.625535
cap "a_2134_616#" "t0" 21.8504
cap "a_1870_1170#" "nand_gate_0.out" 0.0526076
cap "fine_delay_unit_1.in" "a_3160_1170#" 253.736
cap "t2" "a_3160_1170#" 3.33719
cap "a_306_476#" "in" 9.49916
cap "t1" "t3" 1.29615
cap "a_3248_1170#" "fine_delay_unit_1.in" 244.525
cap "t2" "a_3248_1170#" 22.0051
cap "a_1870_1170#" "en" 0.0542518
cap "a_306_476#" "VDD" 0.757322
cap "t1" "VDD" 3.16398
cap "t1" "a_1782_1170#" 10.8123
cap "a_2134_616#" "t1" 13.742
cap "nand_gate_0.out" "fine_delay_unit_0.in" 62.5264
cap "nand_gate_0.out" "t0" 0.0963831
cap "a_3248_1170#" "fine_delay_unit_0.in" 0.0139284
cap "fine_delay_unit_1.in" "a_3512_616#" 28.8463
cap "t2" "a_3512_616#" 21.8504
cap "en" "fine_delay_unit_0.in" 1.62834
cap "a_306_476#" "nand_gate_0.out" 355.469
cap "a_1870_1170#" "fine_delay_unit_1.in" 0.739856
cap "t3" "out" 34.2163
cap "t1" "nand_gate_0.out" 0.026972
cap "t2" "fine_delay_unit_1.in" 9.15815
cap "t1" "a_3248_1170#" 0.100758
cap "a_306_476#" "en" 9.49916
cap "a_1870_1170#" "fine_delay_unit_0.in" 244.525
cap "out" "VDD" 963.042
cap "a_1870_1170#" "t0" 22.0051
cap "fine_delay_unit_1.in" "fine_delay_unit_0.in" 30.1214
device msubckt sky130_fd_pr__nfet_01v8 3570 616 3571 617 l=30 w=400 "VSS" "t3" 60 0 "a_3512_616#" 400 11600,458 "VSS" 400 23200,916
device msubckt sky130_fd_pr__nfet_01v8 3482 616 3483 617 l=30 w=400 "VSS" "t2" 60 0 "a_3248_1170#" 400 23200,916 "a_3512_616#" 400 11600,458
device msubckt sky130_fd_pr__nfet_01v8 3658 1170 3659 1171 l=30 w=200 "VSS" "a_3160_1170#" 60 0 "VSS" 200 5800,258 "out" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 3570 1170 3571 1171 l=30 w=200 "VSS" "fine_delay_unit_1.in" 60 0 "a_3512_616#" 200 5800,258 "VSS" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3482 1170 3483 1171 l=30 w=200 "VSS" "fine_delay_unit_1.in" 60 0 "a_3248_1170#" 200 5800,258 "a_3512_616#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3394 1170 3395 1171 l=30 w=200 "VSS" "fine_delay_unit_1.in" 60 0 "a_3160_1170#" 200 5800,258 "a_3248_1170#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3306 1170 3307 1171 l=30 w=200 "VSS" "fine_delay_unit_1.in" 60 0 "a_3248_1170#" 200 5800,258 "a_3160_1170#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3218 1170 3219 1171 l=30 w=200 "VSS" "fine_delay_unit_1.in" 60 0 "a_3160_1170#" 200 11600,516 "a_3248_1170#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 2192 616 2193 617 l=30 w=400 "VSS" "t1" 60 0 "a_2134_616#" 400 11600,458 "VSS" 400 23200,916
device msubckt sky130_fd_pr__nfet_01v8 2104 616 2105 617 l=30 w=400 "VSS" "t0" 60 0 "a_1870_1170#" 400 23200,916 "a_2134_616#" 400 11600,458
device msubckt sky130_fd_pr__nfet_01v8 1024 478 1025 479 l=30 w=200 "VSS" "nand_gate_0.out" 60 0 "VSS" 200 11600,516 "fine_delay_unit_0.in" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2280 1170 2281 1171 l=30 w=200 "VSS" "a_1782_1170#" 60 0 "VSS" 200 5800,258 "fine_delay_unit_1.in" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2192 1170 2193 1171 l=30 w=200 "VSS" "fine_delay_unit_0.in" 60 0 "a_2134_616#" 200 5800,258 "VSS" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 2104 1170 2105 1171 l=30 w=200 "VSS" "fine_delay_unit_0.in" 60 0 "a_1870_1170#" 200 5800,258 "a_2134_616#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 2016 1170 2017 1171 l=30 w=200 "VSS" "fine_delay_unit_0.in" 60 0 "a_1782_1170#" 200 5800,258 "a_1870_1170#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1928 1170 1929 1171 l=30 w=200 "VSS" "fine_delay_unit_0.in" 60 0 "a_1870_1170#" 200 5800,258 "a_1782_1170#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1840 1170 1841 1171 l=30 w=200 "VSS" "fine_delay_unit_0.in" 60 0 "a_1782_1170#" 200 11600,516 "a_1870_1170#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 1024 808 1025 809 l=30 w=600 "VDD" "nand_gate_0.out" 60 0 "VDD" 600 34800,1316 "fine_delay_unit_0.in" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 364 476 365 477 l=30 w=400 "VSS" "en" 60 0 "a_306_476#" 400 11600,458 "nand_gate_0.out" 400 23200,916
device msubckt sky130_fd_pr__nfet_01v8 276 476 277 477 l=30 w=400 "VSS" "in" 60 0 "VSS" 400 23200,916 "a_306_476#" 400 11600,458
device msubckt sky130_fd_pr__pfet_01v8 3658 1714 3659 1715 l=30 w=600 "VDD" "a_3160_1170#" 60 0 "VDD" 600 34800,1316 "out" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 3306 1716 3307 1717 l=30 w=600 "VDD" "fine_delay_unit_1.in" 60 0 "VDD" 600 34800,1316 "a_3160_1170#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 2280 1714 2281 1715 l=30 w=600 "VDD" "a_1782_1170#" 60 0 "VDD" 600 34800,1316 "fine_delay_unit_1.in" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 364 1084 365 1085 l=30 w=600 "VDD" "en" 60 0 "nand_gate_0.out" 600 17400,658 "VDD" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 276 1084 277 1085 l=30 w=600 "VDD" "in" 60 0 "VDD" 600 34800,1316 "nand_gate_0.out" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1928 1716 1929 1717 l=30 w=600 "VDD" "fine_delay_unit_0.in" 60 0 "VDD" 600 34800,1316 "a_1782_1170#" 600 34800,1316
