(S (NP (NP (DT The) (JJ first) (NN contribution)) (PP (IN of) (NP (DT this) (NN paper)))) (VP (VBZ is) (NP (NP (DT the) (NN development)) (PP (IN of) (NP (NP (ADJP (RB extremely) (JJ dense)) (, ,) (JJ energy-efficient) (JJ mixed-signal) (NN vector-by-matrix-multiplication) (PRN (-LRB- -LRB-) (NNP VMM) (-RRB- -RRB-)) (NNS circuits)) (VP (VBN based) (PP (IN on) (NP (DT the) (VBG existing) (JJ 3D-NAND) (JJ flash) (NN memory) (NNS blocks)))))) (, ,) (PP (IN without) (NP (NP (DT any) (NN need)) (PP (IN for) (NP (PRP$ their) (NN modification))))))) (. .))
(S (NP (JJ Such) (NN compatibility)) (VP (VBZ is) (VP (VBN achieved) (S (VP (VBG using) (NP (JJ time-domain-encoded) (NNP VMM) (NN design)))))) (. .))
(S (NP (PRP$ Our) (JJ detailed) (NNS simulations)) (VP (VBP have) (VP (VBN shown) (SBAR (IN that) (, ,) (S (PP (IN for) (NP (NN example))) (, ,) (NP (NP (DT the) (JJ 5-bit) (NNP VMM)) (PP (IN of) (NP (JJ 200-element) (NNS vectors)))) (, ,) (S (VP (VBG using) (NP (NP (DT the) (ADJP (RB commercially) (JJ available)) (JJ 64-layer) (JJ gate-all-around) (JJ macaroni-type) (JJ 3D-NAND) (NN memory) (NNS blocks)) (VP (VBN designed) (PP (IN in) (NP (DT the) (JJ 55-nm) (NN technology) (NNS node))))))) (, ,) (VP (MD may) (VP (VB provide) (NP (NP (NP (DT an) (JJ unprecedented) (NN area) (NN efficiency)) (PP (IN of) (NP (CD 0.14) (JJ um2/byte)))) (CC and) (NP (NP (NN energy) (NN efficiency)) (PP (IN of) (NP (NNP ~10) (NN fJ/Op))))) (, ,) (PP (VBG including) (NP (RRC (DT the) (NN input/output) (CC and)) (JJ other) (JJ peripheral) (NN circuitry) (NNS overheads))))))))) (. .))
(S (NP (PRP$ Our) (JJ second) (JJ major) (NN contribution)) (VP (VBZ is) (NP (NP (DT the) (NN development)) (PP (IN of) (NP (NP (NNP 3D-aCortex)) (, ,) (NP (NP (DT a) (JJ multi-purpose) (JJ neuromorphic) (NN inference) (NN processor)) (SBAR (WHNP (WDT that)) (S (VP (VBZ utilizes) (NP (DT the) (VBN proposed) (JJ 3D-VMM) (NNS blocks)) (PP (IN as) (NP (PRP$ its) (NN core) (NN processing) (NNS units))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN performed) (NP (NP (JJ rigorous) (NN performance) (NNS simulations)) (PP (IN of) (NP (JJ such) (DT a) (NN processor)))) (PP (IN on) (NP (UCP (DT both) (NN circuit) (CC and) (NN system)) (NNS levels))) (, ,) (S (VP (VBG taking) (PP (IN into) (NP (NN account))) (NP (NP (NNS non-idealities)) (PP (JJ such) (IN as) (NP (NP (JJ drain-induced) (NN barrier) (NN lowering)) (, ,) (NP (JJ capacitive) (NN coupling)) (, ,) (NP (NN charge) (NN injection)) (, ,) (NP (NNS parasitics)) (, ,) (NP (NN process) (NNS variations)) (, ,) (CC and) (NP (NN noise))))))))) (. .))
(S (NP (NP (PRP$ Our) (NN modeling)) (PP (IN of) (NP (NP (DT the) (JJ 3D-aCortex)) (VP (JJ performing) (NP (JJ several) (JJ state-of-the-art) (NN neuromorphic-network) (NN benchmarks)))))) (VP (VBZ has) (VP (VBN shown) (SBAR (IN that) (S (NP (PRP it)) (VP (MD may) (VP (VB provide) (NP (NP (NP (DT the) (JJ record-breaking) (NN storage) (NN efficiency)) (PP (IN of) (NP (CD 4.34) (NNP MB/mm2)))) (, ,) (NP (NP (DT the) (NN peak) (NN energy) (NN efficiency)) (PP (IN of) (NP (CD 70.43) (NNP TOps/J)))) (, ,) (CC and) (NP (NP (DT the) (NN computational) (VBD throughput)) (PP (RB up) (PP (TO to) (NP (CD 10.66) (NNP TOps/s)))))))))))) (. .))
(S (NP (DT The) (NN storage) (NN efficiency)) (VP (MD can) (VP (VB be) (ADVP (JJ further)) (VP (VBN improved) (ADVP (JJ seven-fold)) (PP (IN by) (S (VP (ADVP (RB aggressively)) (VBG sharing) (NP (NNP VMM) (JJ peripheral) (NNS circuits)) (PP (IN at) (NP (NP (DT the) (NN cost)) (PP (IN of) (NP (NP (JJ slight) (NN decrease)) (PP (IN in) (NP (NP (NN energy) (NN efficiency)) (CC and) (NP (NN throughput)))))))))))))) (. .))
