/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [10:0] _02_;
  wire [28:0] celloutsig_0_2z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [21:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = _00_ | celloutsig_0_2z[9];
  assign celloutsig_1_4z = celloutsig_1_0z[15] | celloutsig_1_2z[6];
  assign celloutsig_1_5z = in_data[99] | celloutsig_1_0z[18];
  assign celloutsig_1_8z = celloutsig_1_7z[4] | celloutsig_1_2z[1];
  assign celloutsig_1_2z = { in_data[171:159], celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_0z[16:4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[12:9], celloutsig_1_1z } + { in_data[123:120], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z } + celloutsig_1_0z[13:4];
  assign celloutsig_1_15z = celloutsig_1_7z + { celloutsig_1_7z[8], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[137:123], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z } + { in_data[172:162], celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_15z[7:0] + { celloutsig_1_18z[10:4], celloutsig_1_12z };
  reg [10:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 11'h000;
    else _13_ <= in_data[27:17];
  assign { _02_[10:6], _01_[9:8], _02_[3], _00_, _02_[1:0] } = _13_;
  assign celloutsig_1_1z = in_data[179:177] || in_data[103:101];
  assign celloutsig_1_9z = { in_data[163:139], celloutsig_1_3z } || { in_data[130:105], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_6z[1:0], celloutsig_1_11z } || { celloutsig_1_0z[18:8], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[131] ? in_data[191:172] : in_data[162:143];
  assign celloutsig_1_6z = celloutsig_1_0z[19] ? { celloutsig_1_2z[13:9], celloutsig_1_1z, celloutsig_1_4z } : { celloutsig_1_2z[4:3], celloutsig_1_3z };
  assign celloutsig_1_7z = celloutsig_1_5z ? { in_data[152], celloutsig_1_1z, celloutsig_1_6z } : { celloutsig_1_3z[4:1], celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_11z[3] ? celloutsig_1_7z[6:3] : celloutsig_1_6z[6:3];
  assign celloutsig_0_2z = _02_[8] ? { in_data[8:2], _02_[10:9], 1'h1, _02_[7:6], _01_[9:8], _02_[3], _00_, _02_[1:0], _02_[10:9], 1'h1, _02_[7:6], _01_[9:8], _02_[3], _00_, _02_[1:0] } : in_data[65:37];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_5z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_5z = celloutsig_0_2z[18:13];
  assign { _02_[5:4], _02_[2] } = { _01_[9:8], _00_ };
  assign { out_data[149:128], out_data[103:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
