`timescale 1ns/100ps

module tb_halfadd();

reg a,b;
wire s,cout;

halfadd hfadd(a,b,s,cout);

initial
begin

		a=0; b=0;
	#10	a=0; b=1;
	#10	a=1; b=0;
	#10	a=1; b=1;
end
endmodule
