--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ProgramCounter.twx ProgramCounter.ncd -o
ProgramCounter.twr ProgramCounter.pcf

Design file:              ProgramCounter.ncd
Physical constraint file: ProgramCounter.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Constante<0>|   -0.142(R)|      FAST  |    2.172(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<1>|   -0.149(R)|      FAST  |    2.201(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<2>|   -0.193(R)|      FAST  |    2.171(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<3>|   -0.160(R)|      FAST  |    2.157(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<4>|   -0.129(R)|      FAST  |    2.062(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<5>|   -0.267(R)|      FAST  |    2.272(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<6>|   -0.194(R)|      FAST  |    2.035(R)|      SLOW  |Clock_BUFGP       |   0.000|
Constante<7>|   -0.267(R)|      FAST  |    2.031(R)|      SLOW  |Clock_BUFGP       |   0.000|
ESCR_PC     |    0.366(R)|      FAST  |    2.242(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset       |   -0.476(R)|      FAST  |    2.430(R)|      SLOW  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Endereco<0> |         7.707(R)|      SLOW  |         3.196(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<1> |         7.681(R)|      SLOW  |         3.181(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<2> |         7.670(R)|      SLOW  |         3.180(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<3> |         7.676(R)|      SLOW  |         3.190(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<4> |         7.574(R)|      SLOW  |         3.126(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<5> |         7.648(R)|      SLOW  |         3.176(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<6> |         7.642(R)|      SLOW  |         3.174(R)|      FAST  |Clock_BUFGP       |   0.000|
Endereco<7> |         7.553(R)|      SLOW  |         3.120(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    1.435|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 06 10:19:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



