{"vcs1":{"timestamp_begin":1732420309.246233246, "rt":2.01, "ut":0.42, "st":0.25}}
{"vcselab":{"timestamp_begin":1732420311.357015371, "rt":0.91, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1732420312.346521056, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732420308.467531067}
{"VCS_COMP_START_TIME": 1732420308.467531067}
{"VCS_COMP_END_TIME": 1732420314.051170541}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
