// Seed: 3633025085
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wire id_3,
    output tri0 id_4
);
  logic id_6;
  wire  id_7;
  assign module_1.id_0 = 0;
  wire id_8;
  assign id_6 = -1;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_3
  );
  wire id_5;
  ;
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    output uwire id_2,
    output wire id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    input wire id_7,
    output wand id_8,
    input tri0 module_2
);
  assign id_8 = 1 + -1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_8,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
