--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_12
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DQ<0>       |    2.556(R)|      SLOW  |   -0.777(R)|      FAST  |clk_100ld         |   0.000|
DQ<1>       |    2.639(R)|      SLOW  |   -0.817(R)|      FAST  |clk_100ld         |   0.000|
DQ<2>       |    2.681(R)|      SLOW  |   -0.862(R)|      FAST  |clk_100ld         |   0.000|
DQ<3>       |    2.438(R)|      SLOW  |   -0.676(R)|      FAST  |clk_100ld         |   0.000|
DQ<4>       |    2.646(R)|      SLOW  |   -0.799(R)|      FAST  |clk_100ld         |   0.000|
DQ<5>       |    2.798(R)|      SLOW  |   -0.867(R)|      FAST  |clk_100ld         |   0.000|
DQ<6>       |    2.875(R)|      SLOW  |   -0.988(R)|      FAST  |clk_100ld         |   0.000|
DQ<7>       |    2.896(R)|      SLOW  |   -0.988(R)|      FAST  |clk_100ld         |   0.000|
DQ<8>       |    3.550(R)|      SLOW  |   -1.448(R)|      FAST  |clk_100ld         |   0.000|
DQ<9>       |    3.477(R)|      SLOW  |   -1.383(R)|      FAST  |clk_100ld         |   0.000|
DQ<10>      |    3.421(R)|      SLOW  |   -1.369(R)|      FAST  |clk_100ld         |   0.000|
DQ<11>      |    3.440(R)|      SLOW  |   -1.359(R)|      FAST  |clk_100ld         |   0.000|
DQ<12>      |    3.132(R)|      SLOW  |   -1.217(R)|      FAST  |clk_100ld         |   0.000|
DQ<13>      |    3.075(R)|      SLOW  |   -1.171(R)|      FAST  |clk_100ld         |   0.000|
DQ<14>      |    3.181(R)|      SLOW  |   -1.230(R)|      FAST  |clk_100ld         |   0.000|
DQ<15>      |    3.324(R)|      SLOW  |   -1.292(R)|      FAST  |clk_100ld         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_12 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BA<0>       |         5.743(R)|      SLOW  |         3.417(R)|      FAST  |clk_100ld         |   0.000|
BA<1>       |         6.025(R)|      SLOW  |         3.614(R)|      FAST  |clk_100ld         |   0.000|
CAS_N       |         7.035(R)|      SLOW  |         4.231(R)|      FAST  |clk_100ld         |   0.000|
DQ<0>       |         8.627(R)|      SLOW  |         5.161(R)|      FAST  |clk_100ld         |   0.000|
DQ<1>       |         8.506(R)|      SLOW  |         5.161(R)|      FAST  |clk_100ld         |   0.000|
DQ<2>       |         9.013(R)|      SLOW  |         5.248(R)|      FAST  |clk_100ld         |   0.000|
DQ<3>       |         8.842(R)|      SLOW  |         5.185(R)|      FAST  |clk_100ld         |   0.000|
DQ<4>       |         8.925(R)|      SLOW  |         5.248(R)|      FAST  |clk_100ld         |   0.000|
DQ<5>       |         8.786(R)|      SLOW  |         5.185(R)|      FAST  |clk_100ld         |   0.000|
DQ<6>       |         8.908(R)|      SLOW  |         5.473(R)|      FAST  |clk_100ld         |   0.000|
DQ<7>       |         9.415(R)|      SLOW  |         5.561(R)|      FAST  |clk_100ld         |   0.000|
DQ<8>       |         9.536(R)|      SLOW  |         4.982(R)|      FAST  |clk_100ld         |   0.000|
DQ<9>       |         8.971(R)|      SLOW  |         4.808(R)|      FAST  |clk_100ld         |   0.000|
DQ<10>      |         8.590(R)|      SLOW  |         4.779(R)|      FAST  |clk_100ld         |   0.000|
DQ<11>      |         8.590(R)|      SLOW  |         4.849(R)|      FAST  |clk_100ld         |   0.000|
DQ<12>      |         8.228(R)|      SLOW  |         4.671(R)|      FAST  |clk_100ld         |   0.000|
DQ<13>      |         8.228(R)|      SLOW  |         4.630(R)|      FAST  |clk_100ld         |   0.000|
DQ<14>      |         8.971(R)|      SLOW  |         4.841(R)|      FAST  |clk_100ld         |   0.000|
DQ<15>      |         9.870(R)|      SLOW  |         4.903(R)|      FAST  |clk_100ld         |   0.000|
DRAM_CLK    |         5.149(R)|      SLOW  |         2.983(R)|      FAST  |clk_sdram         |   0.000|
            |         5.125(F)|      SLOW  |         2.918(F)|      FAST  |clk_sdram         |   0.000|
LDQM        |         8.568(R)|      SLOW  |         5.169(R)|      FAST  |clk_100ld         |   0.000|
RAS_N       |         6.437(R)|      SLOW  |         3.899(R)|      FAST  |clk_100ld         |   0.000|
SA<0>       |         6.343(R)|      SLOW  |         3.823(R)|      FAST  |clk_100ld         |   0.000|
SA<1>       |         6.527(R)|      SLOW  |         4.020(R)|      FAST  |clk_100ld         |   0.000|
SA<2>       |         6.289(R)|      SLOW  |         3.848(R)|      FAST  |clk_100ld         |   0.000|
SA<3>       |         7.410(R)|      SLOW  |         4.541(R)|      FAST  |clk_100ld         |   0.000|
SA<4>       |         6.482(R)|      SLOW  |         3.903(R)|      FAST  |clk_100ld         |   0.000|
SA<5>       |         6.555(R)|      SLOW  |         3.995(R)|      FAST  |clk_100ld         |   0.000|
SA<6>       |         6.595(R)|      SLOW  |         4.014(R)|      FAST  |clk_100ld         |   0.000|
SA<7>       |         6.699(R)|      SLOW  |         4.036(R)|      FAST  |clk_100ld         |   0.000|
SA<8>       |         6.955(R)|      SLOW  |         4.183(R)|      FAST  |clk_100ld         |   0.000|
SA<9>       |         7.198(R)|      SLOW  |         4.340(R)|      FAST  |clk_100ld         |   0.000|
SA<10>      |         6.316(R)|      SLOW  |         3.849(R)|      FAST  |clk_100ld         |   0.000|
SA<11>      |         6.442(R)|      SLOW  |         3.868(R)|      FAST  |clk_100ld         |   0.000|
SA<12>      |         7.326(R)|      SLOW  |         4.407(R)|      FAST  |clk_100ld         |   0.000|
SCK         |         9.284(R)|      SLOW  |         5.491(R)|      FAST  |clock_45M         |   0.000|
UDQM        |        10.555(R)|      SLOW  |         6.512(R)|      FAST  |clk_100ld         |   0.000|
VGA_CLK     |         5.956(R)|      SLOW  |         3.746(R)|      FAST  |CLOCK_50          |   0.000|
WE_N        |         8.270(R)|      SLOW  |         4.971(R)|      FAST  |clk_100ld         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_12       |    7.470|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SYNC_OUTPUT1   |SYNC_INPUT2    |    9.771|
---------------+---------------+---------+


Analysis completed Thu Mar 03 12:57:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 286 MB



