# Reading D:/new_quard/modelsim_ase/tcl/vsim/pref.tcl
# do nand_gate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/new_quard/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lenovo/Desktop/DEC.2\ yt210 {C:/Users/lenovo/Desktop/DEC.2 yt210/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:38 on Jan 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lenovo/Desktop/DEC.2 yt210" C:/Users/lenovo/Desktop/DEC.2 yt210/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:59:38 on Jan 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lenovo/Desktop/DEC.2\ yt210 {C:/Users/lenovo/Desktop/DEC.2 yt210/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:38 on Jan 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lenovo/Desktop/DEC.2 yt210" C:/Users/lenovo/Desktop/DEC.2 yt210/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:59:38 on Jan 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lenovo/Desktop/DEC.2\ yt210 {C:/Users/lenovo/Desktop/DEC.2 yt210/carry_select_adder_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:38 on Jan 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lenovo/Desktop/DEC.2 yt210" C:/Users/lenovo/Desktop/DEC.2 yt210/carry_select_adder_32bit.v 
# -- Compiling module carry_select_adder_32bit
# 
# Top level modules:
# 	carry_select_adder_32bit
# End time: 20:59:39 on Jan 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lenovo/Desktop/DEC.2\ yt210 {C:/Users/lenovo/Desktop/DEC.2 yt210/rippe_carry_adder_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:39 on Jan 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lenovo/Desktop/DEC.2 yt210" C:/Users/lenovo/Desktop/DEC.2 yt210/rippe_carry_adder_16bit.v 
# -- Compiling module rippe_carry_adder_16bit
# 
# Top level modules:
# 	rippe_carry_adder_16bit
# End time: 20:59:39 on Jan 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
