# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'sistema_mips' of entity 'sistema_mips' not found in library 'mips_processador'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Waveform file 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/MIPS_processador/src/untitled.awc' connected to 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/MIPS_processador/src/untitled.asdb'.
acom -reorder -O3 -e 100 -work MIPS_processador -2002  $dsn/src/sistema_mips.bde $dsn/src/MIPS.bde $dsn/src/instruction_fetch.bde $dsn/src/instruction_decode.bde $dsn/src/execution.bde $dsn/src/control_unit.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/register_file.vhd $dsn/src/testbench_mips.vhd $dsn/src/signal_extend.vhd $dsn/src/PC.vhd $dsn/src/instruction_memory.vhd $dsn/src/ID_EX_REG.vhd $dsn/src/Adder.vhd $dsn/src/ALU_Control.vhd $dsn/src/data_memory.vhd $dsn/src/EX_MEM_REG.vhd $dsn/src/MEM_WB_REG.vhd $dsn/src/memory_access.bde $dsn/src/write_back.bde $dsn/src/Componentes/adder.bde $dsn/src/Componentes/multiplexador.bde $dsn/src/Componentes/ALU.bde $dsn/src/Componentes/shiftLeft2.bde
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\sistema_mips.bde'.
# DRC: sistema_mips.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\sistema_mips.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\sistema_mips.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\MIPS.bde'.
# DRC: Warning: MIPS.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 4 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\MIPS.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\MIPS.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\instruction_fetch.bde'.
# DRC: Warning: instruction_fetch.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\instruction_fetch.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\instruction_fetch.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\instruction_decode.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\execution.bde'.
# DRC: Warning: execution.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\execution.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\execution.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\memory_access.bde'.
# DRC: Warning: memory_access.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\memory_access.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\memory_access.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\write_back.bde'.
# DRC: Warning: write_back.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\write_back.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\write_back.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\adder.bde'.
# DRC: adder.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\adder.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\adder.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\multiplexador.bde'.
# DRC: multiplexador.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\multiplexador.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\multiplexador.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\ALU.bde'.
# DRC: ALU.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\ALU.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\ALU.bde ...
# Generation successful
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\shiftLeft2.bde'.
# DRC: shiftLeft2.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\compile\shiftLeft2.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Componentes\shiftLeft2.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# File: .\..\compile\MIPS.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\execution.vhd
# Compile Entity "execution"
# Compile Architecture "execution" of Entity "execution"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\ALU_Control.vhd
# Compile Entity "ALU_Control"
# Compile Architecture "ALU_Control" of Entity "ALU_Control"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "data_memory" of Entity "data_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\EX_MEM_REG.vhd
# Compile Entity "EX_MEM_REG"
# Compile Architecture "EX_MEM_REG" of Entity "EX_MEM_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\MEM_WB_REG.vhd
# Compile Entity "MEM_WB_REG"
# Compile Architecture "MEM_WB_REG" of Entity "MEM_WB_REG"
# File: .\..\compile\memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "memory_access" of Entity "memory_access"
# File: .\..\compile\write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "write_back" of Entity "write_back"
# File: .\..\compile\adder.vhd
# Compile Entity "adder"
# Warning: COMP96_0994: Componentes/adder.bde(adder.vhd) : (26, 1): Multiple entity "adder" found in ".\..\compile\adder.vhd", "E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Adder.vhd".
# Compile Architecture "adder" of Entity "adder"
# Warning: COMP96_0994: Componentes/adder.bde(adder.vhd) : (34, 1): Multiple architecture "adder" of entity "adder" found in ".\..\compile\adder.vhd", "E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\MIPS_processador\src\Adder.vhd".
# File: .\..\compile\multiplexador.vhd
# Compile Entity "multiplexador"
# Compile Architecture "multiplexador" of Entity "multiplexador"
# File: .\..\compile\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# File: .\..\compile\shiftLeft2.vhd
# Compile Entity "shiftLeft2"
# Compile Architecture "shiftLeft2" of Entity "shiftLeft2"
# Warning: COMP96_0993: Automatically determined compilation order may be incorrect because duplicate secondary design units were found.
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => sistema_mips
# File: .\..\compile\execution.vhd
# Compile Architecture "execution" of Entity "execution"
# File: .\..\compile\memory_access.vhd
# Compile Architecture "memory_access" of Entity "memory_access"
# File: .\..\compile\instruction_fetch.vhd
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\instruction_decode.vhd
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\write_back.vhd
# Compile Architecture "write_back" of Entity "write_back"
# File: .\..\compile\MIPS.vhd
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.8 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
