Classic Timing Analyzer report for part2
Thu Mar 24 13:51:23 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.113 ns                         ; SW[1]             ; State:comb_6|Q[2] ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.574 ns                        ; State:comb_6|Q[1] ; HEX0[4]           ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.852 ns                        ; SW[1]             ; HEX0[0]           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.193 ns                         ; SW[0]             ; State:comb_6|Q[1] ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; 410.00 MHz ( period = 2.439 ns ) ; State:comb_6|Q[1] ; State:comb_6|Q[3] ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 410.00 MHz ( period = 2.439 ns )               ; State:comb_6|Q[1] ; State:comb_6|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.225 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; State:comb_6|Q[0] ; State:comb_6|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; 438.79 MHz ( period = 2.279 ns )               ; State:comb_6|Q[2] ; State:comb_6|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[0] ; State:comb_6|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[1] ; State:comb_6|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[2] ; State:comb_6|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[2] ; State:comb_6|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[0] ; State:comb_6|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[3] ; State:comb_6|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[3] ; State:comb_6|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[2] ; State:comb_6|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[1] ; State:comb_6|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[1] ; State:comb_6|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[3] ; State:comb_6|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[3] ; State:comb_6|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_6|Q[0] ; State:comb_6|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.411 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                ; To Clock ;
+-------+--------------+------------+-------+-------------------+----------+
; N/A   ; None         ; 1.113 ns   ; SW[1] ; State:comb_6|Q[2] ; KEY[0]   ;
; N/A   ; None         ; 0.870 ns   ; SW[1] ; State:comb_6|Q[0] ; KEY[0]   ;
; N/A   ; None         ; 0.777 ns   ; SW[0] ; State:comb_6|Q[0] ; KEY[0]   ;
; N/A   ; None         ; 0.713 ns   ; SW[1] ; State:comb_6|Q[1] ; KEY[0]   ;
; N/A   ; None         ; 0.457 ns   ; SW[1] ; State:comb_6|Q[3] ; KEY[0]   ;
; N/A   ; None         ; 0.293 ns   ; SW[0] ; State:comb_6|Q[3] ; KEY[0]   ;
; N/A   ; None         ; 0.041 ns   ; SW[0] ; State:comb_6|Q[2] ; KEY[0]   ;
; N/A   ; None         ; 0.037 ns   ; SW[0] ; State:comb_6|Q[1] ; KEY[0]   ;
+-------+--------------+------------+-------+-------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To      ; From Clock ;
+-------+--------------+------------+-------------------+---------+------------+
; N/A   ; None         ; 12.574 ns  ; State:comb_6|Q[1] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.554 ns  ; State:comb_6|Q[1] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.542 ns  ; State:comb_6|Q[1] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.534 ns  ; State:comb_6|Q[1] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.337 ns  ; State:comb_6|Q[1] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.331 ns  ; State:comb_6|Q[1] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.315 ns  ; State:comb_6|Q[0] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.295 ns  ; State:comb_6|Q[0] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.295 ns  ; State:comb_6|Q[1] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 12.283 ns  ; State:comb_6|Q[0] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.275 ns  ; State:comb_6|Q[0] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.188 ns  ; State:comb_6|Q[2] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.168 ns  ; State:comb_6|Q[2] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.156 ns  ; State:comb_6|Q[2] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.148 ns  ; State:comb_6|Q[2] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.078 ns  ; State:comb_6|Q[0] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.072 ns  ; State:comb_6|Q[0] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.041 ns  ; State:comb_6|Q[3] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.036 ns  ; State:comb_6|Q[0] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 12.021 ns  ; State:comb_6|Q[3] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.009 ns  ; State:comb_6|Q[3] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.001 ns  ; State:comb_6|Q[3] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 11.951 ns  ; State:comb_6|Q[2] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 11.945 ns  ; State:comb_6|Q[2] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 11.909 ns  ; State:comb_6|Q[2] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 11.804 ns  ; State:comb_6|Q[3] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 11.798 ns  ; State:comb_6|Q[3] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 11.762 ns  ; State:comb_6|Q[3] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 9.291 ns   ; State:comb_6|Q[0] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.854 ns   ; State:comb_6|Q[0] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.841 ns   ; State:comb_6|Q[0] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.810 ns   ; State:comb_6|Q[3] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.735 ns   ; State:comb_6|Q[0] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.556 ns   ; State:comb_6|Q[1] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.480 ns   ; State:comb_6|Q[3] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.447 ns   ; State:comb_6|Q[0] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.402 ns   ; State:comb_6|Q[0] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.377 ns   ; State:comb_6|Q[1] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.367 ns   ; State:comb_6|Q[1] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.328 ns   ; State:comb_6|Q[2] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.313 ns   ; State:comb_6|Q[2] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.258 ns   ; State:comb_6|Q[1] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.207 ns   ; State:comb_6|Q[2] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.192 ns   ; State:comb_6|Q[3] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.180 ns   ; State:comb_6|Q[3] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.012 ns   ; State:comb_6|Q[1] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 7.988 ns   ; State:comb_6|Q[1] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 7.969 ns   ; State:comb_6|Q[1] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 7.921 ns   ; State:comb_6|Q[2] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 7.904 ns   ; State:comb_6|Q[3] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 7.902 ns   ; State:comb_6|Q[2] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 7.886 ns   ; State:comb_6|Q[3] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 7.872 ns   ; State:comb_6|Q[2] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 7.787 ns   ; State:comb_6|Q[3] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 7.771 ns   ; State:comb_6|Q[0] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 7.670 ns   ; State:comb_6|Q[2] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 7.566 ns   ; State:comb_6|Q[3] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 7.295 ns   ; State:comb_6|Q[0] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 7.232 ns   ; State:comb_6|Q[1] ; HEX1[3] ; KEY[0]     ;
+-------+--------------+------------+-------------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 10.852 ns       ; SW[1]  ; HEX0[0]  ;
; N/A   ; None              ; 10.846 ns       ; SW[1]  ; HEX0[4]  ;
; N/A   ; None              ; 10.839 ns       ; SW[1]  ; HEX0[2]  ;
; N/A   ; None              ; 10.832 ns       ; SW[1]  ; HEX0[1]  ;
; N/A   ; None              ; 10.609 ns       ; SW[1]  ; HEX0[3]  ;
; N/A   ; None              ; 10.603 ns       ; SW[1]  ; HEX0[5]  ;
; N/A   ; None              ; 10.456 ns       ; SW[0]  ; HEX0[0]  ;
; N/A   ; None              ; 10.446 ns       ; SW[0]  ; HEX0[4]  ;
; N/A   ; None              ; 10.436 ns       ; SW[0]  ; HEX0[2]  ;
; N/A   ; None              ; 10.436 ns       ; SW[1]  ; HEX0[6]  ;
; N/A   ; None              ; 10.428 ns       ; SW[0]  ; HEX0[1]  ;
; N/A   ; None              ; 10.213 ns       ; SW[0]  ; HEX0[3]  ;
; N/A   ; None              ; 10.201 ns       ; SW[0]  ; HEX0[5]  ;
; N/A   ; None              ; 10.190 ns       ; SW[0]  ; HEX0[6]  ;
; N/A   ; None              ; 9.765 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.634 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.598 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.593 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.404 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 6.279 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.210 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 5.868 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 5.702 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.696 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.686 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.680 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.638 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.637 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.425 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.338 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                ; To Clock ;
+---------------+-------------+-----------+-------+-------------------+----------+
; N/A           ; None        ; 0.193 ns  ; SW[0] ; State:comb_6|Q[1] ; KEY[0]   ;
; N/A           ; None        ; 0.189 ns  ; SW[0] ; State:comb_6|Q[2] ; KEY[0]   ;
; N/A           ; None        ; 0.144 ns  ; SW[0] ; State:comb_6|Q[0] ; KEY[0]   ;
; N/A           ; None        ; -0.063 ns ; SW[0] ; State:comb_6|Q[3] ; KEY[0]   ;
; N/A           ; None        ; -0.227 ns ; SW[1] ; State:comb_6|Q[3] ; KEY[0]   ;
; N/A           ; None        ; -0.483 ns ; SW[1] ; State:comb_6|Q[1] ; KEY[0]   ;
; N/A           ; None        ; -0.490 ns ; SW[1] ; State:comb_6|Q[0] ; KEY[0]   ;
; N/A           ; None        ; -0.883 ns ; SW[1] ; State:comb_6|Q[2] ; KEY[0]   ;
+---------------+-------------+-----------+-------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Mar 24 13:51:23 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Info: Clock "KEY[0]" has Internal fmax of 410.0 MHz between source register "State:comb_6|Q[1]" and destination register "State:comb_6|Q[3]" (period= 2.439 ns)
    Info: + Longest register to register delay is 2.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
        Info: 2: + IC(0.580 ns) + CELL(0.437 ns) = 1.017 ns; Loc. = LCCOMB_X64_Y4_N0; Fanout = 1; COMB Node = 'Y_D[3]~0'
        Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 1.422 ns; Loc. = LCCOMB_X64_Y4_N18; Fanout = 8; COMB Node = 'Y_D[3]~1'
        Info: 4: + IC(0.437 ns) + CELL(0.366 ns) = 2.225 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 13; REG Node = 'State:comb_6|Q[3]'
        Info: Total cell delay = 0.953 ns ( 42.83 % )
        Info: Total interconnect delay = 1.272 ns ( 57.17 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "KEY[0]" to destination register is 3.625 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
            Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 13; REG Node = 'State:comb_6|Q[3]'
            Info: Total cell delay = 1.399 ns ( 38.59 % )
            Info: Total interconnect delay = 2.226 ns ( 61.41 % )
        Info: - Longest clock path from clock "KEY[0]" to source register is 3.625 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
            Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
            Info: Total cell delay = 1.399 ns ( 38.59 % )
            Info: Total interconnect delay = 2.226 ns ( 61.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "State:comb_6|Q[2]" (data pin = "SW[1]", clock pin = "KEY[0]") is 1.113 ns
    Info: + Longest pin to register delay is 4.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 6; PIN Node = 'SW[1]'
        Info: 2: + IC(1.902 ns) + CELL(0.438 ns) = 3.339 ns; Loc. = LCCOMB_X64_Y4_N6; Fanout = 1; COMB Node = 'Y_D[2]~5'
        Info: 3: + IC(0.644 ns) + CELL(0.150 ns) = 4.133 ns; Loc. = LCCOMB_X64_Y4_N24; Fanout = 7; COMB Node = 'Y_D[2]~6'
        Info: 4: + IC(0.275 ns) + CELL(0.366 ns) = 4.774 ns; Loc. = LCFF_X64_Y4_N17; Fanout = 12; REG Node = 'State:comb_6|Q[2]'
        Info: Total cell delay = 1.953 ns ( 40.91 % )
        Info: Total interconnect delay = 2.821 ns ( 59.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 3.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N17; Fanout = 12; REG Node = 'State:comb_6|Q[2]'
        Info: Total cell delay = 1.399 ns ( 38.59 % )
        Info: Total interconnect delay = 2.226 ns ( 61.41 % )
Info: tco from clock "KEY[0]" to destination pin "HEX0[4]" through register "State:comb_6|Q[1]" is 12.574 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 3.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
        Info: Total cell delay = 1.399 ns ( 38.59 % )
        Info: Total interconnect delay = 2.226 ns ( 61.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
        Info: 2: + IC(0.580 ns) + CELL(0.437 ns) = 1.017 ns; Loc. = LCCOMB_X64_Y4_N0; Fanout = 1; COMB Node = 'Y_D[3]~0'
        Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 1.422 ns; Loc. = LCCOMB_X64_Y4_N18; Fanout = 8; COMB Node = 'Y_D[3]~1'
        Info: 4: + IC(3.312 ns) + CELL(0.271 ns) = 5.005 ns; Loc. = LCCOMB_X28_Y4_N12; Fanout = 1; COMB Node = 'char_7seg:comb_64|WideOr4~0'
        Info: 5: + IC(0.896 ns) + CELL(2.798 ns) = 8.699 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'HEX0[4]'
        Info: Total cell delay = 3.656 ns ( 42.03 % )
        Info: Total interconnect delay = 5.043 ns ( 57.97 % )
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX0[0]" is 10.852 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 6; PIN Node = 'SW[1]'
    Info: 2: + IC(1.902 ns) + CELL(0.438 ns) = 3.339 ns; Loc. = LCCOMB_X64_Y4_N6; Fanout = 1; COMB Node = 'Y_D[2]~5'
    Info: 3: + IC(0.644 ns) + CELL(0.150 ns) = 4.133 ns; Loc. = LCCOMB_X64_Y4_N24; Fanout = 7; COMB Node = 'Y_D[2]~6'
    Info: 4: + IC(2.597 ns) + CELL(0.419 ns) = 7.149 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'char_7seg:comb_64|WideOr0~0'
    Info: 5: + IC(0.905 ns) + CELL(2.798 ns) = 10.852 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0[0]'
    Info: Total cell delay = 4.804 ns ( 44.27 % )
    Info: Total interconnect delay = 6.048 ns ( 55.73 % )
Info: th for register "State:comb_6|Q[1]" (data pin = "SW[0]", clock pin = "KEY[0]") is 0.193 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 3.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
        Info: Total cell delay = 1.399 ns ( 38.59 % )
        Info: Total interconnect delay = 2.226 ns ( 61.41 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'SW[0]'
        Info: 2: + IC(1.660 ns) + CELL(0.398 ns) = 3.057 ns; Loc. = LCCOMB_X64_Y4_N14; Fanout = 8; COMB Node = 'Mux2~1'
        Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.698 ns; Loc. = LCFF_X64_Y4_N31; Fanout = 12; REG Node = 'State:comb_6|Q[1]'
        Info: Total cell delay = 1.763 ns ( 47.67 % )
        Info: Total interconnect delay = 1.935 ns ( 52.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Thu Mar 24 13:51:24 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


