{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.547058",
   "Default View_TopLeft":"-133,102",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_clk_in_100M -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_bram_clkb -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port port-id_bram_rstb -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port port-id_bram_enb -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port port-id_bram_clkb_1 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_bram_enb_1 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_bram_rstb_1 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace portBus bram_addrb -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace portBus bram_dinb -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace portBus bram_web -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus bram_addrb_1 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace portBus bram_dinb_1 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace portBus bram_web_1 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst hdlverifier_axi_mana_0 -pg 1 -lvl 3 -x 680 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1070 -y 510 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 120 -y 450 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 400 -y 400 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 1728 -y 820 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1418 -y 590 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1418 -y 380 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1728 -y 90 -defaultsOSRD
preplace netloc bram_addrb_1 1 0 6 NJ 780 NJ 780 NJ 780 780J 656 1270J 790 NJ
preplace netloc bram_addrb_1_1 1 0 6 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 1580J
preplace netloc bram_clkb_1 1 0 6 30J 832 NJ 832 NJ 832 790J 666 1260J 832 1560J
preplace netloc bram_clkb_1_1 1 0 6 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 1580J
preplace netloc bram_dinb_1 1 0 6 20J 842 NJ 842 NJ 842 800J 676 1250J 842 1570J
preplace netloc bram_dinb_1_1 1 0 6 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 1580J
preplace netloc bram_enb_1 1 0 6 NJ 860 NJ 860 NJ 860 810J 686 1240J 860 1580J
preplace netloc bram_enb_1_1 1 0 6 30J 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ
preplace netloc bram_rstb_1 1 0 6 NJ 880 NJ 880 NJ 880 820J 706 1230J 880 1570J
preplace netloc bram_rstb_1_1 1 0 6 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 1560J
preplace netloc bram_web_1 1 0 6 NJ 900 NJ 900 NJ 900 830J 726 1220J 900 1570J
preplace netloc bram_web_1_1 1 0 6 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 1580J
preplace netloc clk_in_100M_1 1 0 1 NJ 460
preplace netloc clk_wiz_clk_out1 1 1 4 210 500 580 500 780 360 1220
preplace netloc clk_wiz_locked 1 1 1 220 440n
preplace netloc reset_1 1 0 2 30 380 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 570 510 830 370 1260
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1570 20n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1570 590n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1230 360n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1270 520n
preplace netloc hdlverifier_axi_mana_0_axi4m 1 3 1 N 430
levelinfo -pg 1 0 120 400 680 1070 1418 1728 1870
pagesize -pg 1 -db -bbox -sgen -180 -50 1870 1080
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"2"
}
