============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Apr 29 2020  11:20:23 am
  Module:                 LiTE_DTU_160MHz_v1_2
  Library domain:         default_domain
    Domain index:         0
    Technology libraries: tcbn65lpwc 200
                          physical_cells 
    Operating conditions: WCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                Pin                                Type        Fanout Load Slew Delay Arrival   
                                                  (Domain)            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock CLK_C)                                  launch                                       0 R 
                                               latency                          +1000    1000 R 
(LiTE_DTU_160MHz_v1_2_line_93_386_1)           ext delay                        +1000    2000 R 
CLK_A                                 (i) (u)  in port            578  0.0    0   +70    2070 R 
StorageFIFO/CLK_A (i)
  CLK_Voter/inA[0] (i)
    g13/in_0                                                                       +0    2070   
    g13/z                               (u)    unmapped_xnor2       1  2.2    0  +100    2169 F 
    g14/in_0                                                                       +0    2169   
    g14/z                               (u)    unmapped_not         1  2.3    0   +26    2195 R 
    g9/in_1                                                                        +0    2195   
    g9/z                                (u)    unmapped_or2         1  2.3    0   +41    2236 R 
    g10/in_0                                                                       +0    2236   
    g10/z                               (u)    unmapped_or2         1  2.3    0   +41    2276 R 
    mux_tmrErr_169_29/ctl 
      g1/sel0                                                                      +0    2276   
      g1/z                              (u)    unmapped_bmux3       1  2.3    0  +100    2376 R 
    mux_tmrErr_169_29/z 
  CLK_Voter/tmrErr 
  g218/in_0                                                                        +0    2376   
  g218/z                                (u)    unmapped_or2         1  2.3    0   +41    2417 R 
  g219/in_3                                                                        +0    2417   
  g219/z                                (u)    unmapped_or4         1  2.3    0  +100    2516 R 
StorageFIFO/tmrError 
g33/in_0                                                                           +0    2516   
g33/z                                   (u)    unmapped_or4         1  2.9    0   +88    2604 R 
totalError                              <<<    interconnect                   0    +0    2604 R 
                                               out port                            +0    2604 R 
(LiTE_DTU_160MHz_v1_2_line_103_837_1)          ext delay                        +1000    3604 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_C)                                  capture                                   5200 R 
                                               latency                          +1000    6200 R 
                                               uncertainty                       -200    6000 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    2396ps 
Start-point  : CLK_A
End-point    : totalError
Mode         : default_mode

(u) : Net has unmapped pin(s).
(i) : Net is ideal.
