.model 011_train11.kiss2
.inputs I0 I1 
.outputs O0 
.clock clk
# st2 11010
# st1 01010
# st4 11000
# st3 10100
# st6 01100
# st5 10010
# st8 01110
# st10 01000
# st7 01001
# st9 00110
# st0 00000
.names S0 S1 S2 S3 S4 I0 I1 next_S0
1101010 1
0101000 1
0101011 1
1100010 1
1010000 1
1010010 1
1001011 1
0000010 1
.latch next_S0 S0 re clk 0


.names S0 S1 S2 S3 S4 I0 I1 next_S1
1101000 1
1101010 1
0101001 1
1100010 1
1010010 1
0110010 1
1001010 1
0111001 1
0100001 1
0100100 1
0100101 1
0011001 1
0000010 1
0000001 1
.latch next_S1 S1 re clk 0


.names S0 S1 S2 S3 S4 I0 I1 next_S2
1101011 1
0101000 1
1010000 1
0110010 1
1001010 1
0111001 1
0100101 1
0011011 1
.latch next_S2 S2 re clk 0


.names S0 S1 S2 S3 S4 I0 I1 next_S3
1101010 1
1101011 1
0101001 1
0101011 1
1001011 1
0111001 1
0100101 1
0011011 1
0000010 1
0000001 1
.latch next_S3 S3 re clk 0


.names S0 S1 S2 S3 S4 I0 I1 next_S4
1101000 1
0100100 1
.latch next_S4 S4 re clk 0


.names S0 S1 S2 S3 S4 I0 I1 next_O0
1101000 1
1101010 1
1101011 1
0101000 1
0101001 1
0101011 1
1100010 1
1010000 1
1010010 1
0110010 1
1001010 1
1001011 1
0111001 1
0100001 1
0100100 1
0100101 1
0011001 1
0011011 1
.latch next_O0 O0 re clk 0

