V3 45
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd 2020/11/25.19:30:08 P.20131013
EN work/accelerator 1606330020 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/accelerator/arch 1606330021 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd \
      EN work/accelerator 1606330020 CP subsample64to1 CP upsample1to64 \
      CP upsample3_64 CP fully_connected CP output_layer
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd 2020/11/17.12:30:30 P.20131013
EN work/TASTE 1606330022 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/TASTE/arch 1606330023 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd \
      EN work/TASTE 1606330022 CP ZestSC1_Interfaces CP accelerator
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd 2020/11/25.18:16:07 P.20131013
EN work/fully_connected 1606330010 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/fully_connected/Behavioral 1606330011 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd \
      EN work/fully_connected 1606330010 CP xnor_popcount CP accumulate
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd 2020/11/17.12:30:30 P.20131013
EN work/output_layer 1606330012 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/output_layer/Behavioral 1606330013 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd \
      EN work/output_layer 1606330012 CP xnor_popcount CP accumulate
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd 2020/11/17.12:30:30 P.20131013
EN work/upsample1to64 1606330006 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/upsample1to64/Behavioral 1606330007 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd \
      EN work/upsample1to64 1606330006
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd 2020/11/17.12:30:30 P.20131013
EN work/upsample3_64 1606330008 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/upsample3_64/Behavioral 1606330009 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd \
      EN work/upsample3_64 1606330008
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd 2020/11/17.12:30:30 P.20131013
EN work/ZestSC1_Host 1606330014 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ZestSC1_Host/arch 1606330015 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd \
      EN work/ZestSC1_Host 1606330014 CP ROC CP DCM CP BUFG
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd 2020/11/17.12:30:30 P.20131013
EN work/ZestSC1_Interfaces 1606330018 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/ZestSC1_Interfaces/arch 1606330019 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd \
      EN work/ZestSC1_Interfaces 1606330018 CP ZestSC1_Host CP ZestSC1_SRAM
FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd 2020/11/17.12:30:30 P.20131013
EN work/ZestSC1_SRAM 1606330016 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ZestSC1_SRAM/arch 1606330017 \
      FL /home/jannis/Code/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd \
      EN work/ZestSC1_SRAM 1606330016 CP DCM CP BUFG CP OFDDRCPE
