---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: .
simulations:
  - name: helloworld
    options: '-top work.tb_riscv_core'
source_files:
  - language: verilog
    path: src/rtl/filelist.f
    file_list: relative-to-workDir
  - language: verilog
    path: src/verif/filelist.f
    file_list: relative-to-workDir
library_search_paths:
  - $STD_LIBS/ieee93
