*********************************************************************************
Commit: 65fdc1685e302993f018e261fd04e9b163c67339 
*********************************************************************************

[BoardPkg]

  [ADL-P] PlatformFlavor is reading incorrect due to this check-in.
  Revert "[ADLP]Cleanup the board ID is read multiple times from EC on ADL P/M Bios"
  
  This reverts commit d49f3b9c78a90919417c4d78be1b2150b2c9de02.
  
  Hsd-es-id: N/A
  Change-Id: I3974f443b5b0ab4f81425f9318ae7946a34b6864
  Original commit hash: e0932e44774455649c4718aa022508bca5811b0f
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 73a8b149b9c1b88313c103afe1e8d207db93cbb5 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS"
  
  Blocking S0ix.
  This reverts commit bc93fe3ea9a67eb68c00d1ae2a796dc0f8a126df.
  
  Hsd-es-id: 16011413012
  Change-Id: I06298edf83e8d52f5aa5801c1a9a945241fb3518
  Original commit hash: 05bacb6d7fd316fe4cdb09bb8bf7f3b98af9052a
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 60e8870a9167f6e5b355774bf51a7509eb9c88ad 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Itss; ProjBoardPkg/Acpi/Dsdt; ProjPlatSamplePkg/Setup: Setting D21F3 and F4 to IRQ35 and forcing either/or but not both enable req for D21F3,4
  
  - Adding workaround to itsslib.c for specific IRQ
  - Adding grey out for I3C if I2C#3 is enabled
  
  Hsd-es-id: 22011634494
  Change-Id: I6cb0c6bc169d5a674df96b8d35b38fc6e7b1e85b
  Original commit hash: 3e529cc4a282fcbef660de7bc15ef6b4ab82c704
  
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 210dfb6f60a674fcbed58da5fa92e8930ff9d99f 
*********************************************************************************

[BoardPkg]

  ADL-M Lp4x Rvp Porting - Part 2
  
  Below changes are part of this patch:
  a. Storage
  	    b. Display
  	    c. Audio
  	    d. Security
  	    e. EC
  
  Hsd-es-id: 16011763950
  Change-Id: I6150b7cf2ab740ad0ba3f081d481f49fc75d513f
  Original commit hash: 8e09532c75de2b5e56e9a1d987ba6d534245f423
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 058a2a56bf809e7b27fc101a8fc8b49aa9e859ec 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PcieRp:  Bios to  update the Clkreq value
  
  The Clock source and Clk req has  1-1 mapping in ADL P
  
  Hsd-es-id: 14013174631
  Change-Id: I3e19d5b33771035c294e6edb0ed00ead223278ac
  Original commit hash: 36abeb16a022f8c0af28c8942b20249184807733
  
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fa1747f15b6b0052e59ef661785777a8708c5125 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers- resubmit
  
  Originally the change has ben reverted because of post-merge test fail:
  EagleStreamRp_SPR_EBG_FSP_Glue_Debug
  Now the change is resubmited.
  
  For virtual GPIO we have different configuration registers layout.
  To support both GPIO types (physical and virtual) in the same library
  we have to handle two types of register layouts.
  This change introduces virtual GPIO register layout support in
  current GPIO libraries.
  
  Following settings are not supported for virtual GPIOs:
  - GPIO input inversion (RXINV)
  - GPIO RX raw override to '1' (RXRAW1)
  - GPIO Pad Mode (PMode)
  - GPIO termination (Term)
  Additional settings for virtual GPIOs:
  - Pad Ownership (PADOWN)
  - HOSTSW_MODE
  - vGPIO_OUT_CS
  
  Additional changes in Pad Configuration Register:
  - TX State moved to bit1
  - RX State moved to bit2
  
  Note:
  The update has been based on version V.29 of GPIO HAS
  
  Hsd-es-id: 18014001871
  Change-Id: I6c34287816dac436f9eb21aa1c56eff52da5eccf
  Original commit hash: 4cca5047bcfb2100aef34c44773bb1d58cbb0560
  
  ClientOneSiliconPkg/Include/Library/GpioConfig.h
  ClientOneSiliconPkg/Include/Register/GpioRegs.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a6f1e486b08bc8b31f4d6b2ceb1ff6dea5372f80 
*********************************************************************************

[ASL]

  Add _S3D and _S4D (both returning 3) and _PS0/3 to Internal
  Graphics Device (\_SB.PC00.GFX0)
  
  It's WR to address Kernel crash TDR_VIDEO_FAILURE pointing to Gfx
  driver on S3 resume
  
  Hsd-es-id: 14013187133
  Change-Id: Ib5060f026f270ff3fd941921ce56af90609441b7
  Original commit hash: c77c96f0211eaf0f273cd65053039c6526a194e4
  
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6a930315eeb929f3206769f850d2520a75cbd8e1 
*********************************************************************************

[PlatformPkg]

  [MTL-M][VP][Security][REGRESSION]: SUT getting hanged when try to enable Secure boot option in bios
  
  Issue: The gBS is accessed in SMM mode and causes the exception.
  Resolution: Use EFI_SMM_BASE2_PROTOCOL to determine if the driver is in SMM mode.
  Impacted: All ClS projects.
  
  Hsd-es-id: 16012312829
  Change-Id: Ibfc08b86503d8d87ab1dfcc537d0566359058691
  Original commit hash: 9a5b713a373d6ea1494339cd3b2e723139c40404
  
  AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
  AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 8eacf4aefc9289f51c271ae185690db338d1329a 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "ClientOneSiliconPkg/IpBlock/Itss: Assigning ISH to IRQ 26, UART4 to IRQ35"
  
  - Change is causing boot issues; reverting until those issues are resolved.
  
  This reverts commit ad2aa1b5907fe11ed0c97448477bcbb923aaa45b.
  
  Hsd-es-id: 16012269044
  Change-Id: I019584b47f7e0c2a734885fa34e45dfba5d87bd9
  Original commit hash: 6cc937121f35bc278a2f6196b616c8c49092f85b
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e880bed9ba7190435018ae12bdd4d9344c4409d0 
*********************************************************************************

[SiliconPkg]

  Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual
  
  Reverting previous workaround, setting cppm_g2_qual = 1
  
  Hsd-es-id: 22011835824
  Change-Id: Id79f8671e1f572569a163099a9999976fa4117c3
  Original commit hash: 0d327b11812800ef3042d80343bb488b6e8cc0a4
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 38035d69eb23357b4eef634eb5a59d949a838355 
*********************************************************************************

[ASL]

  [TCSS] [TCSS/iTBT Si WA Request] [ADL-P J0] Skip D3Cold when TBT is in disconnected state.
  
  The ADL-P J0 HW logic change made the HW is not able to manage PCIe reset properly.
  Therefore, TCSS team would request a Si WA and test build to prove the WA. The
  main idea is to only enable TBT RTD3 cold transition when TBT FW is ready (that
  means DS has device connected).
  
  Hsd-es-id: 16012327496
  Change-Id: I92841c6c5010926b18b59a4b559b2ea9063e7bb7
  Original commit hash: 6b394b6177b56d5d710b9cb46a03342e5aa54709
  
  ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 60c5e4b5f34485ac2bb80b3a4df1631876c64a65 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS
  
  Switch PCIe libraries into REGISTER_ACCESS. REGISTER_ACCESS is a generic
  replacement for old PCI config and sideband access libraries.
  
  Hsd-es-id: 16011413012
  Change-Id: I0ad761871245709850fab70a06a1dd42734eaed0
  Original commit hash: 76e2a0276eca1b03b385945a19466fcfad025424
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 206be040fed7b0c8ec571acef8834e826a9f293a 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL-P/M]User can set PECI access mode from bios menu
  
  1.Adding switch PECI access mode under Setup menu.
  2.Send command (0x3C) to EC to switch PECI mode from Legacy mode to eSPI mode.
  3.Setting default value as Legacy mode.
  
  Hsd-es-id: 16012036552, 16011685412
  Change-Id: I45d1b05b0a1adc54b1469aac7274127bb2be197f
  Original commit hash: c21edcabd902694f43ca2d0b40d64a902ce4277f
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  AlderLakePlatSamplePkg/Include/Library/EcCommands.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/EcSetup.c
  AlderLakePlatSamplePkg/Setup/Main.vfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  AlderLakePlatSamplePkg/Setup/Setup.inf
  AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
  AlderLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 42c62cfbe213f10800d01602c4a0687fa2f0502a 
*********************************************************************************

[BoardPkg]

  [ADL] [MTL] Change EE_Turbo feature default value
  
  Energy efficient turbo should be default enable for Mobile SKU's and disable for Desktop SKU's.
  
  Hsd-es-id: 16011827648
  Change-Id: I8c33baaf8c1dba0aacd9dc5e29f72e66c2b61a23
  Original commit hash: bc68cb1d8a393797389bf6a01015853814bdc3a2
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 50f4f09e908e46f01b292fcdd710a5700c5657af 
*********************************************************************************

[PlatformPkg]

  [ADL-P J0 PO][Security]: Unable to Set the Attempt Secure Boot option in BIOS page
  
  Issue: System hangs due to exception, it is caused by using gBS in SMM mode.
  Resolution: Partially revert change for limit BIOS options check.
  Impacted: All ClS projects.
  
  Hsd-es-id: 16012307726
  Change-Id: Ib8285a31768ef5357604fff4ffc14fa51f9c3844
  Original commit hash: 28aa5d07586501d21d9f0acde1be4fbd1302a51a
  
  AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
  AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: aa9266a5525c7eb85a170dc65e37f32d6c41095f 
*********************************************************************************

[SiliconPkg]

  PCIe support for MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow
  
  1) Added Gen5 PresettoCoefficient Mapping
  2) Modified Gen3 and Gen4 PresettoCoeffiecient Mapping to align with Gen5 PresettoCoefficient
  
  Hsd-es-id: 16012139430
  Change-Id: I543c9689b3b8c382e4f1bb524f7d9464ff544349
  Original commit hash: 2a935d310d7fb20343975e488f33d717d0445f43
  
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: db86b6656d22f92ffa2a85594fd715174eae3942 
*********************************************************************************

[SiliconPkg], [PCH]

  Remove invalid PCR programmings via SBREG
  
  1. ISCLK:Remove programming ISCLK CMU_ONE.SBEPCTRL because SAI is not allowed and not necessary
  2. RTC: Remove writing to RTC UIPSMI because UIP_SMI_LOGIC_EN is 0 thus UIPSMI register does not exist.
  3. Correct SBI Read/Write shift offset multiplies 8.
  
  [internal-only]
  
  Hsd-es-id: 16012308474, 14013063298
  Change-Id: I6eb325aba35079c926998ac5b2635d84e0ad953e
  Original commit hash: 80dec684fe70d258fb97bccee23579243f044c70
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
  ClientOneSiliconPkg/Include/Register/RtcRegs.h
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
  ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f43e8f945a9e2af7ccf84f70f871da26984e3aaf 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update"
  It was Intended for PO branch. Accidently pushed to master
  
  This reverts commit d7046da803d00da487c7c8f79f30a54e0279d740.
  
  Hsd-es-id: N/A
  Change-Id: I6e39ca4aeddfc6b72118294b57620d22c48e2ad4
  Original commit hash: 1917b7d48b3b4705d7ec9b52648bce1358ef83c6
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c332ae2b4eb02b6583371106d36685c4b6f69888 
*********************************************************************************

[PCH]

  C1S/PchAcpiEbg: C1S integration workarounds removal
  
  MmCfgAddress and DynamicS0i3Support are no longer present in Nvs area,
  so their initialization (which for now is disabled) should be removed.
  
  Hsd-es-id: 1809943363
  Change-Id: If12deb575a80cb99e3412aa67936d82aba67a05d
  Original commit hash: a59e9005a9e0cc921558a7eca91274bc5c3b173c
  
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 5413eb2d70789b26b2428624fa97dd2d91770b1e 
*********************************************************************************

[SiliconPkg], [PCH]

  Add Setup option for MSI Interrupts for MTL-S
  
  Add setup option to switch between legacy and MSI interrupts. Add PchSetup value, Fsp value and policy.
  Add MSI chicken bit programming in ISH Config Control register for MTL-S
  
  Hsd-es-id: 1508380927
  Change-Id: Ib7df70b8b8f91a652b52da21d95c680d8eb2d13b
  Original commit hash: 0da44a733277592b3db3d868b49a1418d70941c7
  
  ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: chicken

*********************************************************************************
Commit: f959186605119578f3d9ee5f095aa27e643574e9 
*********************************************************************************

[BoardPkg], [CPU]

  Boot Freq set to Turbo by default
  - Skip setting boot freq to turbo for A0 Step alone
  
  Hsd-es-id: 1508378441
  Change-Id: I0177c546ac63d353e48d4c086c9a39f0c758dd86
  Original commit hash: e7895bcfde43c6612301a2720c4ba648f616a711
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f330db9564b77f629e6b4e9fa976ee80d58526b0 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers"
  
  This reverts commit 68c3e370566a5feec63fa50492e5f2b6400b175e.
  
  Hsd-es-id: 18014001871
  Change-Id: I7985f0533882e55924c2c6af5e8120bd9894289d
  Original commit hash: 097182582a3b5670e1dc96933332c8d76ba688bc
  
  ClientOneSiliconPkg/Include/Library/GpioConfig.h
  ClientOneSiliconPkg/Include/Register/GpioRegs.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 09693edac297a6da25c9e16c5fcfe78ced586972 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers
  
  For virtual GPIO we have different configuration registers layout.
  To support both GPIO types (physical and virtual) in the same library
  we have to handle two types of register layouts.
  This change introduces virtual GPIO register layout support in
  current GPIO libraries.
  
  Following settings are not supported for virtual GPIOs:
  - GPIO input inversion (RXINV)
  - GPIO RX raw override to '1' (RXRAW1)
  - GPIO Pad Mode (PMode)
  - GPIO termination (Term)
  Additional settings for virtual GPIOs:
  - Pad Ownership (PADOWN)
  - HOSTSW_MODE
  - vGPIO_OUT_CS
  
  Additional changes in Pad Configuration Register:
  - TX State moved to bit1
  - RX State moved to bit2
  
  Note:
  The update has been based on version V.29 of GPIO HAS
  
  Hsd-es-id: 18014001871
  Change-Id: I4695b4f61a549f760f6367cd3f619b3fed88762b
  Original commit hash: ed07139a13f1edd80470e5deba66561aa8c1ca10
  
  ClientOneSiliconPkg/Include/Library/GpioConfig.h
  ClientOneSiliconPkg/Include/Register/GpioRegs.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d0ff246a15156aa00f2d1ae43b7b9df07ecbef67 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/AdlPch: Fix UFS0 disable logic
  
  1. UFS0 should be disabled by BIOS unconditionally as it is not expected
  to be used on ADP-P platforms
  2. PMC strap only carries information about the UFS bridge enablement
  not about single controller enable status. Logic has been rewritten
  to reflect that.
  
  Hsd-es-id: n/a
  Change-Id: I736e8d015eb70ebaf2a592b05d1b53e56bf5f473
  Original commit hash: e296cf2a36e3ea55f4336b22ab5c9c097ddba950
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PmcSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: e9d2b3841cbbbcab821afa868dd3febbdade2ec9 
*********************************************************************************

[SiliconPkg]

  Extended Straps are supported in ADL S and P. Set the PmcIsExtendedStrapsSupported API to return TRUE
  - Updated for ADL P
  
  Hsd-es-id: 16011700499
  Change-Id: Ieb3a907c614862d6893768731f7861143c43c23e
  Original commit hash: 34124f001285e06927eb9fb9984af2547a156ff9
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 406ba5703b79a2a828ec8103e920927fb9780801 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][22010445450][ADL-S | DDR4] Read ODT Training
  
  Enable Read ODT Training for DDR4 & DDR5
  
  Additional Changes:
  - TrainDDROptParam: set IgnoreUpmPwrLimit to TRUE
  - Change WR_TXEQ_STEP from 1 to 2 to speed up WRDSEQT
  - Change OptTxEqCoeff[0-2] from {0, 7} to {0, 3}, to speed up WRDSEQT
  - DDR4: set MrsFsmControl.TwoDPC_support when DIMM1 is populated
  - DDR5: set WckControl1.ddr_2n_mode_en = 1 in 2N mode, this is needed for scrambler operation in Gear4.
  - DataTimeCentering2D: Use UpdateHost = 0 for RdV, otherwise RdV is not updated correctly in ChangeMargin which uses WriteOffsetUncached.
  
  Hsd-es-id: 22010445450, 22010445451
  Change-Id: I3926e7c54730e796493f06387971667cb499a9ab
  Original commit hash: f6b6ffdab546b40d51120e218e446c1301fd8d88
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2b4b4aa9afe77af708c59312844c44370325ab4a 
*********************************************************************************

[PlatformPkg]

  [HSD-ES][client_platf][bug][14013108803][ADL-S][B0][DDR5] SODIMM 2R 4400 Uncentered RdV margins and very low RdT margins
  
  Issue:
  Final RMT shows severely uncentered RdV and very low RdT margins on DDR5 4400 2R SO-DIMM
  
  Root cause:
  DimmRon training was not updating final MR5 value in the host struct.
  In this case DimmRon step was selecting values of [up=40, dn=48], and RD eye was shifted significantly.
  RdV is recentered at the end of DimmRon step to match the new Ron values.
  But subsequent JEDEC Reset (in RoundTripLatency step) was restoring MR5 to initial value of [34, 34], hence RdV became very uncentered and RdT very low.
  SetDimmParamValue() was clobbering MR value in the host which is already updated by Ddr5SetDimmParamValue.
  
  Solution:
  Fix SetDimmParamValue() to keep the correct MR value in the host struct
  Also disable DIMMRONT step by default, per EV recommendation.
  
  [
  Hsd-es-id: 14013108803
  Change-Id: Ic3e5466fd4290add42fbe65d75398c59a3462a15
  Original commit hash: 48ceb56a758f9414bd6a2f08415a0a5a04856645
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3fa1baa7c73c427955afb025b87445b09429d11d 
*********************************************************************************

[PlatformPkg], [ASL], [PCH]

  [WiFi][CNVi][OEMx] [Cayucos] BT Standalone. Disappear The Wifi from Device Manager  and enumerates in Device Manager when Wifi is disabled
  
  Issue: Wi-Fi core can't be disabled alone.
  Resolution: 1. Add WifiCore option to disable Wi-Fi core alone without affecting bluetooth core.
  2. Use CNV_RGI_DT pin strap value to determine if CNVi CRF card is present.
  Impacted: All ClS projects.
  
  Hsd-es-id: 16012215519
  Change-Id: I8b70417d1539bc2ad80186645e19de98fcc5860b
  Original commit hash: 254296aa2ede82235cef593e3d28669fd26f5050
  
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
  AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
  ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
  ClientOneSiliconPkg/Include/Register/CnviRegs.h
  ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
  ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/CnviLib.c
  ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/PeiDxeSmmCnviLib.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
  ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2cabd469dfa72d006978b34780a836248c43aeec 
*********************************************************************************

[CPU]

  [C1S] [Reference Code Refactor] Remove TGL CPUID defines and stepping's from FRU
  
  Hsd-es-id: 16012269605
  Change-Id: Ief3b02d0a822331130608578a0616848a567d202
  Original commit hash: 730c41910083336879152061376f2d82c0253b5f
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 7d100277b9660964d74aef94a835d02bc68d9607 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013084774][ADL-S][B0][DDR5]  Fastboot is failing w PBR enabled on 2DPC system
  
  Issue:
  Normal mode memtest fails in Fast flow on DDR5 2R-2R config when PBR is enabled.
  
  Root cause:
  MultiCycleCS is left enabled on both MC and DRAM side, while it's disabled at the end of cold flow.
  
  Solution:
  Disable MultiCycleCS feature in the Fast flow, and store MR2 for runtime after DisableMcMulticycleCs() is called
  
  [
  Hsd-es-id: 14013084774
  Change-Id: I85fecaa2b317b0c2f545edcac1f719772ef02071
  Original commit hash: 4eb4fb6b6bc8bb97dc8c4d4e145a2462828ac45c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

################################################################################

Report Summary: Backstop found 30 suspect commits for review 

Warnings Found:
  Commit: 65fdc16    --Commit Message Contains Key Word: revert
  Commit: 73a8b14    --Commit Message Contains Key Word: revert
  Commit: 73a8b14    --Commit Message Contains Key Word: internal
  Commit: 60e8870    --Commit Message Contains Key Word: Workaround
  Commit: 210dfb6    --Commit Message Contains Key Word: security
  Commit: 058a2a5    --Commit Message Contains Key Word: internal
  Commit: fa1747f    --Commit Message Contains Key Word: revert
  Commit: fa1747f    --Commit Message Contains Key Word: internal
  Commit: a6f1e48    --Commit Message Contains Key Word: internal
  Commit: 6a93031    --Commit Message Contains Key Word: security
  Commit: 8eacf4a    --Commit Message Contains Key Word: revert
  Commit: e880bed    --Commit Message Contains Key Word: Workaround
  Commit: 38035d6    --Commit Message Contains Key Word: HW
  Commit: 60c5e4b    --Commit Message Contains Key Word: internal
  Commit: 206be04    --Commit Message Contains Oem: ecs
  Commit: 42c62cf    --Commit Message Contains Key Word: sku
  Commit: 50f4f09    --Commit Message Contains Key Word: security
  Commit: 50f4f09    --Commit Message Contains Key Word: revert
  Commit: aa9266a    --Commit Message Contains Key Word: internal
  Commit: db86b66    --Commit Message Contains Oem: NEC
  Commit: db86b66    --Commit Message Contains Key Word: internal
  Commit: f43e8f9    --Commit Message Contains Key Word: revert
  Commit: c332ae2    --Commit Message Contains Key Word: Workaround
  Commit: 5413eb2    --Commit Message Contains Key Word: chicken
  Commit: f959186    --Commit Message Contains Key Word: step
  Commit: f330db9    --Commit Message Contains Key Word: revert
  Commit: f330db9    --Commit Message Contains Key Word: internal
  Commit: 09693ed    --Commit Message Contains Key Word: internal
  Commit: d0ff246    --Commit Message Contains Key Word: strap
  Commit: e9d2b38    --Commit Message Contains Key Word: strap
  Commit: 406ba57    --Commit Message Contains Key Word: step
  Commit: 2b4b4aa    --Commit Message Contains Key Word: step
  Commit: 3fa1baa    --Commit Message Contains Key Word: strap
  Commit: 3fa1baa    --Commit Message Contains Key Word: internal
  Commit: 2cabd46    --Commit Message Contains Key Word: step
  Commit: 2cabd46    --Commit Message Contains Key Word: stepping
  Commit: 7d10027    --Commit Message Contains Oem: ecs
