Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr 26 01:39:00 2018
| Host         : Archer-PC running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MainProcessor_timing_summary_routed.rpt -rpx MainProcessor_timing_summary_routed.rpx
| Design       : MainProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: push (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Data/IR_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tmpDispClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 287 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.457     -339.617                     33                 1476        0.262        0.000                      0                 1476        4.500        0.000                       0                   651  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.457     -339.617                     33                 1476        0.262        0.000                      0                 1476        4.500        0.000                       0                   651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -10.457ns,  Total Violation     -339.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.457ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.603ns (48.262%)  route 10.295ns (51.738%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753    24.967    tmpDispClk
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X42Y26         FDSE (Setup_fdse_C_S)       -0.524    14.510    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                -10.457    

Slack (VIOLATED) :        -10.457ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.603ns (48.262%)  route 10.295ns (51.738%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753    24.967    tmpDispClk
    SLICE_X42Y26         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.524    14.510    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                -10.457    

Slack (VIOLATED) :        -10.457ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.603ns (48.262%)  route 10.295ns (51.738%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753    24.967    tmpDispClk
    SLICE_X42Y26         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.524    14.510    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                -10.457    

Slack (VIOLATED) :        -10.457ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.603ns (48.262%)  route 10.295ns (51.738%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753    24.967    tmpDispClk
    SLICE_X42Y26         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.524    14.510    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                -10.457    

Slack (VIOLATED) :        -10.428ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.603ns (48.377%)  route 10.247ns (51.623%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.706    24.919    tmpDispClk
    SLICE_X42Y30         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    14.492    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -24.919    
  -------------------------------------------------------------------
                         slack                                -10.428    

Slack (VIOLATED) :        -10.428ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.603ns (48.377%)  route 10.247ns (51.623%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.706    24.919    tmpDispClk
    SLICE_X42Y30         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    14.492    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -24.919    
  -------------------------------------------------------------------
                         slack                                -10.428    

Slack (VIOLATED) :        -10.428ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.603ns (48.377%)  route 10.247ns (51.623%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.706    24.919    tmpDispClk
    SLICE_X42Y30         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    14.492    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -24.919    
  -------------------------------------------------------------------
                         slack                                -10.428    

Slack (VIOLATED) :        -10.428ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.603ns (48.377%)  route 10.247ns (51.623%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.706    24.919    tmpDispClk
    SLICE_X42Y30         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    14.492    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -24.919    
  -------------------------------------------------------------------
                         slack                                -10.428    

Slack (VIOLATED) :        -10.405ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.828ns  (logic 9.603ns (48.431%)  route 10.225ns (51.569%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.684    24.897    tmpDispClk
    SLICE_X42Y31         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    14.493    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -24.897    
  -------------------------------------------------------------------
                         slack                                -10.405    

Slack (VIOLATED) :        -10.405ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.828ns  (logic 9.603ns (48.431%)  route 10.225ns (51.569%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X42Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518     5.587 f  counter_reg[0]/Q
                         net (fo=22, routed)          0.708     6.296    counter_reg[0]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  counter[0]_i_309/O
                         net (fo=1, routed)           0.000     6.420    counter[0]_i_309_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.952 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     6.952    counter_reg[0]_i_215_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.066    counter_reg[0]_i_165_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.180    counter_reg[0]_i_96_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.397     8.690    tmpDispClk7
    SLICE_X45Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.814 f  counter[0]_i_208/O
                         net (fo=12, routed)          0.571     9.386    tmpDispClk5[15]
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  counter[0]_i_395/O
                         net (fo=1, routed)           0.612    10.122    counter[0]_i_395_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.648 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.648    counter_reg[0]_i_332_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.762    counter_reg[0]_i_244_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  counter_reg[0]_i_197/CO[3]
                         net (fo=1, routed)           0.000    10.876    counter_reg[0]_i_197_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.098 r  counter_reg[0]_i_210/O[0]
                         net (fo=3, routed)           0.508    11.606    counter_reg[0]_i_210_n_7
    SLICE_X46Y35         LUT5 (Prop_lut5_I3_O)        0.299    11.905 r  counter[0]_i_200/O
                         net (fo=2, routed)           0.446    12.351    counter[0]_i_200_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    12.475 r  counter[0]_i_140/O
                         net (fo=2, routed)           0.542    13.016    counter[0]_i_140_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.401 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.401    counter_reg[0]_i_91_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.735 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          0.602    14.338    counter_reg[0]_i_134_n_6
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.303    14.641 r  counter[0]_i_289/O
                         net (fo=1, routed)           0.323    14.964    counter[0]_i_289_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    15.501 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.451    15.952    counter_reg[0]_i_213_n_5
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.302    16.254 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.254    counter[0]_i_152_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.655 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.655    counter_reg[0]_i_93_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.877 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.605    17.482    counter_reg[0]_i_95_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.299    17.781 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    17.781    counter[0]_i_73_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.331 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.331    counter_reg[0]_i_23_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.553 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.487    19.040    counter_reg[0]_i_37_n_7
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    19.740 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.740    counter_reg[0]_i_22_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.693    20.705    counter_reg[0]_i_17_n_3
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.373    21.078 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    21.078    tmpDispClk4[5]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.610 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.610    counter_reg[0]_i_83_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.944 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.723    22.667    data0[10]
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.303    22.970 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.304    23.274    counter[0]_i_84_n_0
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.398 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.404    23.802    counter[0]_i_35_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124    23.926 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.090    counter[0]_i_8_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.684    24.897    tmpDispClk
    SLICE_X42Y31         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    14.493    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -24.897    
  -------------------------------------------------------------------
                         slack                                -10.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.551     1.434    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CONTROL/FSM/count3_reg[19]/Q
                         net (fo=3, routed)           0.118     1.693    CONTROL/FSM/count3_reg[19]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  CONTROL/FSM/count3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    CONTROL/FSM/count3_reg[16]_i_1_n_4
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.817     1.944    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[19]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    CONTROL/FSM/count3_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.551     1.434    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CONTROL/FSM/count3_reg[31]/Q
                         net (fo=3, routed)           0.120     1.695    CONTROL/FSM/count3_reg[31]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  CONTROL/FSM/count3_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    CONTROL/FSM/count3_reg[28]_i_1_n_4
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.817     1.944    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[31]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    CONTROL/FSM/count3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.554     1.437    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CONTROL/FSM/count3_reg[7]/Q
                         net (fo=3, routed)           0.120     1.698    CONTROL/FSM/count3_reg[7]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  CONTROL/FSM/count3_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    CONTROL/FSM/count3_reg[4]_i_1_n_4
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.821     1.948    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    CONTROL/FSM/count3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.555     1.438    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  CONTROL/FSM/count3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CONTROL/FSM/count3_reg[3]/Q
                         net (fo=3, routed)           0.120     1.699    CONTROL/FSM/count3_reg[3]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  CONTROL/FSM/count3_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.807    CONTROL/FSM/count3_reg[0]_i_3_n_4
    SLICE_X37Y19         FDRE                                         r  CONTROL/FSM/count3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.822     1.949    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  CONTROL/FSM/count3_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    CONTROL/FSM/count3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.554     1.437    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CONTROL/FSM/count3_reg[4]/Q
                         net (fo=3, routed)           0.115     1.693    CONTROL/FSM/count3_reg[4]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  CONTROL/FSM/count3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    CONTROL/FSM/count3_reg[4]_i_1_n_7
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.821     1.948    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  CONTROL/FSM/count3_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    CONTROL/FSM/count3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.553     1.436    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  CONTROL/FSM/count3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CONTROL/FSM/count3_reg[12]/Q
                         net (fo=3, routed)           0.117     1.694    CONTROL/FSM/count3_reg[12]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  CONTROL/FSM/count3_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    CONTROL/FSM/count3_reg[12]_i_1_n_7
    SLICE_X37Y22         FDRE                                         r  CONTROL/FSM/count3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.819     1.946    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  CONTROL/FSM/count3_reg[12]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    CONTROL/FSM/count3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.550     1.433    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  CONTROL/FSM/count3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  CONTROL/FSM/count3_reg[24]/Q
                         net (fo=3, routed)           0.117     1.691    CONTROL/FSM/count3_reg[24]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  CONTROL/FSM/count3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    CONTROL/FSM/count3_reg[24]_i_1_n_7
    SLICE_X37Y25         FDRE                                         r  CONTROL/FSM/count3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.816     1.943    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  CONTROL/FSM/count3_reg[24]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    CONTROL/FSM/count3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.551     1.434    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CONTROL/FSM/count3_reg[28]/Q
                         net (fo=3, routed)           0.117     1.692    CONTROL/FSM/count3_reg[28]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  CONTROL/FSM/count3_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    CONTROL/FSM/count3_reg[28]_i_1_n_7
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.817     1.944    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[28]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    CONTROL/FSM/count3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.551     1.434    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CONTROL/FSM/count3_reg[18]/Q
                         net (fo=3, routed)           0.122     1.697    CONTROL/FSM/count3_reg[18]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  CONTROL/FSM/count3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    CONTROL/FSM/count3_reg[16]_i_1_n_5
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.817     1.944    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  CONTROL/FSM/count3_reg[18]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    CONTROL/FSM/count3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.551     1.434    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CONTROL/FSM/count3_reg[30]/Q
                         net (fo=3, routed)           0.122     1.697    CONTROL/FSM/count3_reg[30]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  CONTROL/FSM/count3_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    CONTROL/FSM/count3_reg[28]_i_1_n_5
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.817     1.944    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  CONTROL/FSM/count3_reg[30]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    CONTROL/FSM/count3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y26   counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y17   CONTROL/FSM/count1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y19   CONTROL/FSM/count1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y19   CONTROL/FSM/count1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y20   CONTROL/FSM/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y13   Data/RFile/registers_reg[0][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   Data/RFile/registers_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y16   Data/RFile/registers_reg[0][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y19   Data/RFile/registers_reg[0][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13   Data/RFile/registers_reg[10][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y3    Data/RFile/registers_reg[10][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y13   Data/RFile/registers_reg[12][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y13   Data/RFile/registers_reg[12][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y13   Data/RFile/registers_reg[12][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y13   Data/RFile/registers_reg[12][9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y26   counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y26   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17   CONTROL/FSM/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17   CONTROL/FSM/count1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   CONTROL/FSM/count1_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   CONTROL/FSM/count1_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   CONTROL/FSM/count1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   CONTROL/FSM/count1_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y23   CONTROL/FSM/count1_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y23   CONTROL/FSM/count1_reg[24]/C



