#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2359140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23592d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x234b2d0 .functor NOT 1, L_0x23aeec0, C4<0>, C4<0>, C4<0>;
L_0x23ae680 .functor XOR 2, L_0x23aec40, L_0x23aece0, C4<00>, C4<00>;
L_0x23ae790 .functor XOR 2, L_0x23ae680, L_0x23aed80, C4<00>, C4<00>;
v0x23a90d0_0 .net *"_ivl_10", 1 0, L_0x23aed80;  1 drivers
v0x23a91d0_0 .net *"_ivl_12", 1 0, L_0x23ae790;  1 drivers
v0x23a92b0_0 .net *"_ivl_2", 1 0, L_0x23aeba0;  1 drivers
v0x23a9370_0 .net *"_ivl_4", 1 0, L_0x23aec40;  1 drivers
v0x23a9450_0 .net *"_ivl_6", 1 0, L_0x23aece0;  1 drivers
v0x23a9580_0 .net *"_ivl_8", 1 0, L_0x23ae680;  1 drivers
v0x23a9660_0 .net "a", 0 0, v0x23a4fa0_0;  1 drivers
v0x23a9700_0 .net "b", 0 0, v0x23a5040_0;  1 drivers
v0x23a97a0_0 .net "c", 0 0, v0x23a50e0_0;  1 drivers
v0x23a9840_0 .var "clk", 0 0;
v0x23a98e0_0 .net "d", 0 0, v0x23a5220_0;  1 drivers
v0x23a9980_0 .net "out_pos_dut", 0 0, L_0x23aea10;  1 drivers
v0x23a9a20_0 .net "out_pos_ref", 0 0, L_0x23aaf50;  1 drivers
v0x23a9ac0_0 .net "out_sop_dut", 0 0, L_0x23acec0;  1 drivers
v0x23a9b60_0 .net "out_sop_ref", 0 0, L_0x237f750;  1 drivers
v0x23a9c00_0 .var/2u "stats1", 223 0;
v0x23a9ca0_0 .var/2u "strobe", 0 0;
v0x23a9d40_0 .net "tb_match", 0 0, L_0x23aeec0;  1 drivers
v0x23a9e10_0 .net "tb_mismatch", 0 0, L_0x234b2d0;  1 drivers
v0x23a9eb0_0 .net "wavedrom_enable", 0 0, v0x23a54f0_0;  1 drivers
v0x23a9f80_0 .net "wavedrom_title", 511 0, v0x23a5590_0;  1 drivers
L_0x23aeba0 .concat [ 1 1 0 0], L_0x23aaf50, L_0x237f750;
L_0x23aec40 .concat [ 1 1 0 0], L_0x23aaf50, L_0x237f750;
L_0x23aece0 .concat [ 1 1 0 0], L_0x23aea10, L_0x23acec0;
L_0x23aed80 .concat [ 1 1 0 0], L_0x23aaf50, L_0x237f750;
L_0x23aeec0 .cmp/eeq 2, L_0x23aeba0, L_0x23ae790;
S_0x2359460 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23592d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x234b6b0 .functor AND 1, v0x23a50e0_0, v0x23a5220_0, C4<1>, C4<1>;
L_0x234ba90 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x234be70 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x234c0f0 .functor AND 1, L_0x234ba90, L_0x234be70, C4<1>, C4<1>;
L_0x2363de0 .functor AND 1, L_0x234c0f0, v0x23a50e0_0, C4<1>, C4<1>;
L_0x237f750 .functor OR 1, L_0x234b6b0, L_0x2363de0, C4<0>, C4<0>;
L_0x23aa3d0 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23aa440 .functor OR 1, L_0x23aa3d0, v0x23a5220_0, C4<0>, C4<0>;
L_0x23aa550 .functor AND 1, v0x23a50e0_0, L_0x23aa440, C4<1>, C4<1>;
L_0x23aa610 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23aa6e0 .functor OR 1, L_0x23aa610, v0x23a5040_0, C4<0>, C4<0>;
L_0x23aa750 .functor AND 1, L_0x23aa550, L_0x23aa6e0, C4<1>, C4<1>;
L_0x23aa8d0 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23aa940 .functor OR 1, L_0x23aa8d0, v0x23a5220_0, C4<0>, C4<0>;
L_0x23aa860 .functor AND 1, v0x23a50e0_0, L_0x23aa940, C4<1>, C4<1>;
L_0x23aaad0 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23aabd0 .functor OR 1, L_0x23aaad0, v0x23a5220_0, C4<0>, C4<0>;
L_0x23aac90 .functor AND 1, L_0x23aa860, L_0x23aabd0, C4<1>, C4<1>;
L_0x23aae40 .functor XNOR 1, L_0x23aa750, L_0x23aac90, C4<0>, C4<0>;
v0x234ac00_0 .net *"_ivl_0", 0 0, L_0x234b6b0;  1 drivers
v0x234b000_0 .net *"_ivl_12", 0 0, L_0x23aa3d0;  1 drivers
v0x234b3e0_0 .net *"_ivl_14", 0 0, L_0x23aa440;  1 drivers
v0x234b7c0_0 .net *"_ivl_16", 0 0, L_0x23aa550;  1 drivers
v0x234bba0_0 .net *"_ivl_18", 0 0, L_0x23aa610;  1 drivers
v0x234bf80_0 .net *"_ivl_2", 0 0, L_0x234ba90;  1 drivers
v0x234c200_0 .net *"_ivl_20", 0 0, L_0x23aa6e0;  1 drivers
v0x23a3510_0 .net *"_ivl_24", 0 0, L_0x23aa8d0;  1 drivers
v0x23a35f0_0 .net *"_ivl_26", 0 0, L_0x23aa940;  1 drivers
v0x23a36d0_0 .net *"_ivl_28", 0 0, L_0x23aa860;  1 drivers
v0x23a37b0_0 .net *"_ivl_30", 0 0, L_0x23aaad0;  1 drivers
v0x23a3890_0 .net *"_ivl_32", 0 0, L_0x23aabd0;  1 drivers
v0x23a3970_0 .net *"_ivl_36", 0 0, L_0x23aae40;  1 drivers
L_0x7f3bdb233018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23a3a30_0 .net *"_ivl_38", 0 0, L_0x7f3bdb233018;  1 drivers
v0x23a3b10_0 .net *"_ivl_4", 0 0, L_0x234be70;  1 drivers
v0x23a3bf0_0 .net *"_ivl_6", 0 0, L_0x234c0f0;  1 drivers
v0x23a3cd0_0 .net *"_ivl_8", 0 0, L_0x2363de0;  1 drivers
v0x23a3db0_0 .net "a", 0 0, v0x23a4fa0_0;  alias, 1 drivers
v0x23a3e70_0 .net "b", 0 0, v0x23a5040_0;  alias, 1 drivers
v0x23a3f30_0 .net "c", 0 0, v0x23a50e0_0;  alias, 1 drivers
v0x23a3ff0_0 .net "d", 0 0, v0x23a5220_0;  alias, 1 drivers
v0x23a40b0_0 .net "out_pos", 0 0, L_0x23aaf50;  alias, 1 drivers
v0x23a4170_0 .net "out_sop", 0 0, L_0x237f750;  alias, 1 drivers
v0x23a4230_0 .net "pos0", 0 0, L_0x23aa750;  1 drivers
v0x23a42f0_0 .net "pos1", 0 0, L_0x23aac90;  1 drivers
L_0x23aaf50 .functor MUXZ 1, L_0x7f3bdb233018, L_0x23aa750, L_0x23aae40, C4<>;
S_0x23a4470 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23592d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23a4fa0_0 .var "a", 0 0;
v0x23a5040_0 .var "b", 0 0;
v0x23a50e0_0 .var "c", 0 0;
v0x23a5180_0 .net "clk", 0 0, v0x23a9840_0;  1 drivers
v0x23a5220_0 .var "d", 0 0;
v0x23a5310_0 .var/2u "fail", 0 0;
v0x23a53b0_0 .var/2u "fail1", 0 0;
v0x23a5450_0 .net "tb_match", 0 0, L_0x23aeec0;  alias, 1 drivers
v0x23a54f0_0 .var "wavedrom_enable", 0 0;
v0x23a5590_0 .var "wavedrom_title", 511 0;
E_0x2357ab0/0 .event negedge, v0x23a5180_0;
E_0x2357ab0/1 .event posedge, v0x23a5180_0;
E_0x2357ab0 .event/or E_0x2357ab0/0, E_0x2357ab0/1;
S_0x23a47a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23a4470;
 .timescale -12 -12;
v0x23a49e0_0 .var/2s "i", 31 0;
E_0x2357950 .event posedge, v0x23a5180_0;
S_0x23a4ae0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23a4470;
 .timescale -12 -12;
v0x23a4ce0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23a4dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23a4470;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23a5770 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23592d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23ab100 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23ab190 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23ab330 .functor AND 1, L_0x23ab100, L_0x23ab190, C4<1>, C4<1>;
L_0x23ab440 .functor NOT 1, v0x23a50e0_0, C4<0>, C4<0>, C4<0>;
L_0x23ab5f0 .functor AND 1, L_0x23ab330, L_0x23ab440, C4<1>, C4<1>;
L_0x23ab700 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23ab8c0 .functor AND 1, L_0x23ab5f0, L_0x23ab700, C4<1>, C4<1>;
L_0x23ab9d0 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23abba0 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23abc10 .functor AND 1, L_0x23ab9d0, L_0x23abba0, C4<1>, C4<1>;
L_0x23abd80 .functor AND 1, L_0x23abc10, v0x23a50e0_0, C4<1>, C4<1>;
L_0x23abdf0 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23abed0 .functor AND 1, L_0x23abd80, L_0x23abdf0, C4<1>, C4<1>;
L_0x23abfe0 .functor OR 1, L_0x23ab8c0, L_0x23abed0, C4<0>, C4<0>;
L_0x23abe60 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23ac170 .functor AND 1, L_0x23abe60, v0x23a5040_0, C4<1>, C4<1>;
L_0x23ac2c0 .functor NOT 1, v0x23a50e0_0, C4<0>, C4<0>, C4<0>;
L_0x23ac330 .functor AND 1, L_0x23ac170, L_0x23ac2c0, C4<1>, C4<1>;
L_0x23ac4e0 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23ac550 .functor AND 1, L_0x23ac330, L_0x23ac4e0, C4<1>, C4<1>;
L_0x23ac710 .functor OR 1, L_0x23abfe0, L_0x23ac550, C4<0>, C4<0>;
L_0x23ac820 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23ac950 .functor AND 1, v0x23a4fa0_0, L_0x23ac820, C4<1>, C4<1>;
L_0x23aca10 .functor NOT 1, v0x23a50e0_0, C4<0>, C4<0>, C4<0>;
L_0x23acb50 .functor AND 1, L_0x23ac950, L_0x23aca10, C4<1>, C4<1>;
L_0x23acc60 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23acdb0 .functor AND 1, L_0x23acb50, L_0x23acc60, C4<1>, C4<1>;
L_0x23acec0 .functor OR 1, L_0x23ac710, L_0x23acdb0, C4<0>, C4<0>;
L_0x23ad110 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23ad360 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23ad570 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23ad810 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23adc50 .functor NOT 1, v0x23a50e0_0, C4<0>, C4<0>, C4<0>;
L_0x23ade00 .functor NOT 1, v0x23a5220_0, C4<0>, C4<0>, C4<0>;
L_0x23ae0d0 .functor NOT 1, v0x23a4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x23ae330 .functor NOT 1, v0x23a5040_0, C4<0>, C4<0>, C4<0>;
L_0x23ae570 .functor NOT 1, v0x23a50e0_0, C4<0>, C4<0>, C4<0>;
v0x23a5930_0 .net *"_ivl_0", 0 0, L_0x23ab100;  1 drivers
v0x23a5a10_0 .net *"_ivl_10", 0 0, L_0x23ab700;  1 drivers
v0x23a5af0_0 .net *"_ivl_100", 0 0, L_0x23ae8a0;  1 drivers
v0x23a5be0_0 .net *"_ivl_12", 0 0, L_0x23ab8c0;  1 drivers
v0x23a5cc0_0 .net *"_ivl_14", 0 0, L_0x23ab9d0;  1 drivers
v0x23a5df0_0 .net *"_ivl_16", 0 0, L_0x23abba0;  1 drivers
v0x23a5ed0_0 .net *"_ivl_18", 0 0, L_0x23abc10;  1 drivers
v0x23a5fb0_0 .net *"_ivl_2", 0 0, L_0x23ab190;  1 drivers
v0x23a6090_0 .net *"_ivl_20", 0 0, L_0x23abd80;  1 drivers
v0x23a6200_0 .net *"_ivl_22", 0 0, L_0x23abdf0;  1 drivers
v0x23a62e0_0 .net *"_ivl_24", 0 0, L_0x23abed0;  1 drivers
v0x23a63c0_0 .net *"_ivl_26", 0 0, L_0x23abfe0;  1 drivers
v0x23a64a0_0 .net *"_ivl_28", 0 0, L_0x23abe60;  1 drivers
v0x23a6580_0 .net *"_ivl_30", 0 0, L_0x23ac170;  1 drivers
v0x23a6660_0 .net *"_ivl_32", 0 0, L_0x23ac2c0;  1 drivers
v0x23a6740_0 .net *"_ivl_34", 0 0, L_0x23ac330;  1 drivers
v0x23a6820_0 .net *"_ivl_36", 0 0, L_0x23ac4e0;  1 drivers
v0x23a6a10_0 .net *"_ivl_38", 0 0, L_0x23ac550;  1 drivers
v0x23a6af0_0 .net *"_ivl_4", 0 0, L_0x23ab330;  1 drivers
v0x23a6bd0_0 .net *"_ivl_40", 0 0, L_0x23ac710;  1 drivers
v0x23a6cb0_0 .net *"_ivl_42", 0 0, L_0x23ac820;  1 drivers
v0x23a6d90_0 .net *"_ivl_44", 0 0, L_0x23ac950;  1 drivers
v0x23a6e70_0 .net *"_ivl_46", 0 0, L_0x23aca10;  1 drivers
v0x23a6f50_0 .net *"_ivl_48", 0 0, L_0x23acb50;  1 drivers
v0x23a7030_0 .net *"_ivl_50", 0 0, L_0x23acc60;  1 drivers
v0x23a7110_0 .net *"_ivl_52", 0 0, L_0x23acdb0;  1 drivers
v0x23a71f0_0 .net *"_ivl_56", 0 0, L_0x23ac440;  1 drivers
v0x23a72d0_0 .net *"_ivl_58", 0 0, L_0x23ad180;  1 drivers
v0x23a73b0_0 .net *"_ivl_6", 0 0, L_0x23ab440;  1 drivers
v0x23a7490_0 .net *"_ivl_60", 0 0, L_0x23ad270;  1 drivers
v0x23a7570_0 .net *"_ivl_62", 0 0, L_0x23ad110;  1 drivers
v0x23a7650_0 .net *"_ivl_64", 0 0, L_0x23ad360;  1 drivers
v0x23a7730_0 .net *"_ivl_66", 0 0, L_0x23ad4d0;  1 drivers
v0x23a7a20_0 .net *"_ivl_68", 0 0, L_0x23ad680;  1 drivers
v0x23a7b00_0 .net *"_ivl_70", 0 0, L_0x23ad570;  1 drivers
v0x23a7be0_0 .net *"_ivl_72", 0 0, L_0x23ad770;  1 drivers
v0x23a7cc0_0 .net *"_ivl_75", 0 0, L_0x23ad960;  1 drivers
v0x23a7da0_0 .net *"_ivl_76", 0 0, L_0x23ad810;  1 drivers
v0x23a7e80_0 .net *"_ivl_78", 0 0, L_0x23adbb0;  1 drivers
v0x23a7f60_0 .net *"_ivl_8", 0 0, L_0x23ab5f0;  1 drivers
v0x23a8040_0 .net *"_ivl_80", 0 0, L_0x23adc50;  1 drivers
v0x23a8120_0 .net *"_ivl_82", 0 0, L_0x23add60;  1 drivers
v0x23a8200_0 .net *"_ivl_84", 0 0, L_0x23ade00;  1 drivers
v0x23a82e0_0 .net *"_ivl_86", 0 0, L_0x23ae030;  1 drivers
v0x23a83c0_0 .net *"_ivl_89", 0 0, L_0x23ae240;  1 drivers
v0x23a84a0_0 .net *"_ivl_90", 0 0, L_0x23ae0d0;  1 drivers
v0x23a8580_0 .net *"_ivl_92", 0 0, L_0x23ae330;  1 drivers
v0x23a8660_0 .net *"_ivl_94", 0 0, L_0x23ae4d0;  1 drivers
v0x23a8740_0 .net *"_ivl_96", 0 0, L_0x23ae570;  1 drivers
v0x23a8820_0 .net *"_ivl_98", 0 0, L_0x23ae6f0;  1 drivers
v0x23a8900_0 .net "a", 0 0, v0x23a4fa0_0;  alias, 1 drivers
v0x23a89a0_0 .net "b", 0 0, v0x23a5040_0;  alias, 1 drivers
v0x23a8a90_0 .net "c", 0 0, v0x23a50e0_0;  alias, 1 drivers
v0x23a8b80_0 .net "d", 0 0, v0x23a5220_0;  alias, 1 drivers
v0x23a8c70_0 .net "out_pos", 0 0, L_0x23aea10;  alias, 1 drivers
v0x23a8d30_0 .net "out_sop", 0 0, L_0x23acec0;  alias, 1 drivers
L_0x23ac440 .arith/sum 1, v0x23a4fa0_0, v0x23a5040_0;
L_0x23ad180 .arith/sum 1, L_0x23ac440, v0x23a50e0_0;
L_0x23ad270 .arith/sum 1, L_0x23ad180, v0x23a5220_0;
L_0x23ad4d0 .arith/sum 1, L_0x23ad110, L_0x23ad360;
L_0x23ad680 .arith/sum 1, L_0x23ad4d0, v0x23a50e0_0;
L_0x23ad770 .arith/sum 1, L_0x23ad680, L_0x23ad570;
L_0x23ad960 .arith/mult 1, L_0x23ad270, L_0x23ad770;
L_0x23adbb0 .arith/sum 1, L_0x23ad810, v0x23a5040_0;
L_0x23add60 .arith/sum 1, L_0x23adbb0, L_0x23adc50;
L_0x23ae030 .arith/sum 1, L_0x23add60, L_0x23ade00;
L_0x23ae240 .arith/mult 1, L_0x23ad960, L_0x23ae030;
L_0x23ae4d0 .arith/sum 1, L_0x23ae0d0, L_0x23ae330;
L_0x23ae6f0 .arith/sum 1, L_0x23ae4d0, L_0x23ae570;
L_0x23ae8a0 .arith/sum 1, L_0x23ae6f0, v0x23a5220_0;
L_0x23aea10 .arith/mult 1, L_0x23ae240, L_0x23ae8a0;
S_0x23a8eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23592d0;
 .timescale -12 -12;
E_0x23409f0 .event anyedge, v0x23a9ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23a9ca0_0;
    %nor/r;
    %assign/vec4 v0x23a9ca0_0, 0;
    %wait E_0x23409f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23a4470;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a53b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23a4470;
T_4 ;
    %wait E_0x2357ab0;
    %load/vec4 v0x23a5450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23a5310_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23a4470;
T_5 ;
    %wait E_0x2357950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %wait E_0x2357950;
    %load/vec4 v0x23a5310_0;
    %store/vec4 v0x23a53b0_0, 0, 1;
    %fork t_1, S_0x23a47a0;
    %jmp t_0;
    .scope S_0x23a47a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23a49e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23a49e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2357950;
    %load/vec4 v0x23a49e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23a49e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23a49e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23a4470;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2357ab0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23a5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a5040_0, 0;
    %assign/vec4 v0x23a4fa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23a5310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23a53b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23592d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a9840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a9ca0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23592d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23a9840_0;
    %inv;
    %store/vec4 v0x23a9840_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23592d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23a5180_0, v0x23a9e10_0, v0x23a9660_0, v0x23a9700_0, v0x23a97a0_0, v0x23a98e0_0, v0x23a9b60_0, v0x23a9ac0_0, v0x23a9a20_0, v0x23a9980_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23592d0;
T_9 ;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23592d0;
T_10 ;
    %wait E_0x2357ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23a9c00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
    %load/vec4 v0x23a9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23a9c00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23a9b60_0;
    %load/vec4 v0x23a9b60_0;
    %load/vec4 v0x23a9ac0_0;
    %xor;
    %load/vec4 v0x23a9b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23a9a20_0;
    %load/vec4 v0x23a9a20_0;
    %load/vec4 v0x23a9980_0;
    %xor;
    %load/vec4 v0x23a9a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23a9c00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23a9c00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter2/response1/top_module.sv";
