
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:40:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:40:46
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:08:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:10:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:10:58
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 09:41:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 09:41:32
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:32:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:32:32
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:33:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:34:17
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:43:26
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:43:49
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:56:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:57:19
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:39:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:40:01
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:44:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:44:46
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:47:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:108)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5485)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5696)
[EFX-0200 WARNING] Removing redundant signal : din[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4581)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4862)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4863)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1014)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1016)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1017)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3446)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:266)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:268)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:273)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:86)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:48:05
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 16:47:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:112)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5489)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5700)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4585)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4866)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4867)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1018)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1020)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1021)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1036)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3450)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3450)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3450)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:269)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:270)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:272)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:277)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:89)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 16:47:36
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:01:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:02:02
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:34:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:34:28
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:59:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 18:00:14
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:27:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:27:28
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:40:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:40:40
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:53:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:180)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5557)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5768)
[EFX-0200 WARNING] Removing redundant signal : din[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4653)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4934)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4935)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1086)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1088)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1089)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1104)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3518)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:140)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:54:20
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:56:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5509)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5720)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4886)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4887)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:289)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:57:15
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:58:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5509)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5720)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4886)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4887)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:289)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:59:17
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 09:47:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5509)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5720)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4886)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4887)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:289)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 09:47:43
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:30:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5509)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5720)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4886)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4887)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3470)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:289)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:31:04
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:35:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[43]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:35:26
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:12:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[43]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:13:14
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:43:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[43]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:44:19
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:45:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[43]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:45:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:46:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[46]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:47:12
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:01:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[46]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:01:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:12:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:152)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5529)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5530)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5740)
[EFX-0200 WARNING] Removing redundant signal : din[46]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4906)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4907)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3490)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:119)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:12:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:16:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:16:33
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:16:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:17:05
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:24:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:24:57
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:29:49
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:30:14
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 18:02:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 18:02:59
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 14, 2025 14:39:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5533)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5534)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:5744)
[EFX-0200 WARNING] Removing redundant signal : din[44]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4910)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:4911)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:3494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 14, 2025 14:40:08
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
