INFO:sim:172 - Generating IP...
Resolving generics for 'DME'...
Applying external generics to 'DME'...
Delivering associated files for 'DME'...
Delivering EJava files for 'DME'...
Generating implementation netlist for 'DME'...
INFO:sim - Pre-processing HDL files for 'DME'...
Running synthesis for 'DME'
Running ngcbuild...
Writing VEO instantiation template for 'DME'...
Writing Verilog behavioral simulation model for 'DME'...
WARNING:sim - Overwriting existing file F:/New
   Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME/doc/dist_mem_gen_v7_2_vinf
   o.html with file from view xilinx_documentation
Delivered 2 files into directory F:/New
Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DME'...
Generating metadata file...
Regenerating ISE project file for 'DME'...
Generating ISE project...
XCO file found: DME.xco
XMDF file found: DME_xmdf.tcl
Adding F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.asy -view all
-origin_type imported
Adding F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.ngc -view all
-origin_type created
Checking file "F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.ngc"
for project device match ...
File "F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.ngc" device
information matches project device.
Adding F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.sym -view all
-origin_type imported
Adding F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "F:/New
   Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/New Processor/Stage/five_in_one/ipcore_dir/tmp/_cg/DME.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DME"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DME'.
