<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="design_1_simulator_behav.wdb" id="1">
         <top_modules>
            <top_module name="design_1_simulator" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="47,580.000 ns"></ZoomStartTime>
      <ZoomEndTime time="49,140.001 ns"></ZoomEndTime>
      <Cursor1Time time="48,060.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="168"></NameColumnWidth>
      <ValueColumnWidth column_width="83"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="38" />
   <wvobject fp_name="/design_1_simulator/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/REG_FILE" type="array">
      <obj_property name="ElementShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/INST_REG" type="array">
      <obj_property name="ElementShortName">INST_REG[31:0]</obj_property>
      <obj_property name="ObjectShortName">INST_REG[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/T" type="array">
      <obj_property name="ElementShortName">T[2:0]</obj_property>
      <obj_property name="ObjectShortName">T[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/m_axi_wdata" type="array">
      <obj_property name="ElementShortName">m_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/m_axi_rdata" type="array">
      <obj_property name="ElementShortName">m_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[8:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[8:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_gpio_1/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_aclk" type="logic">
      <obj_property name="ElementShortName">s_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/interrupt" type="logic">
      <obj_property name="ElementShortName">interrupt</obj_property>
      <obj_property name="ObjectShortName">interrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/s_axi_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/rx" type="logic">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/tx" type="logic">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/axi_uartlite_0/S_AXI" type="protoinst">
      <obj_property name="ElementShortName">S_AXI</obj_property>
      <obj_property name="ObjectShortName">S_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/system_design_wrapper_i/system_design_i/cpu_wrapper_0/inst/cpu_inst/AXI_WRITE_STATE" type="array">
      <obj_property name="ElementShortName">AXI_WRITE_STATE[31:0]</obj_property>
      <obj_property name="ObjectShortName">AXI_WRITE_STATE[31:0]</obj_property>
   </wvobject>
</wave_config>
