library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity og is
    Port ( A,B : in  STD_LOGIC;
           C : out  STD_LOGIC);
end og;

architecture Behavioral of og is

begin

C <= A OR B;

end Behavioral;

