Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 28 12:30:32 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_ip_test_timing_summary_routed.rpt -pb uart_ip_test_timing_summary_routed.pb -rpx uart_ip_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_ip_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  163          inf        0.000                      0                  163           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.003ns (56.615%)  route 3.068ns (43.385%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica_2/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.068     3.586    led_reg[3]_lopt_replica_2_1
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.071 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.071    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 4.028ns (59.132%)  route 2.784ns (40.868%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]/Q
                         net (fo=1, routed)           2.784     3.302    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.812 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.812    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 3.987ns (59.085%)  route 2.761ns (40.915%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  uart_core/uart_tx/TxD_ser_reg/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           2.761     3.217    TX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.748 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.748    TX
    W16                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.057ns (70.899%)  route 1.665ns (29.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    led_reg[3]_lopt_replica_1
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.722 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.722    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_start_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 1.717ns (41.879%)  route 2.383ns (58.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=12, routed)          1.760     3.327    uart_core/uart_rx/SR[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.150     3.477 r  uart_core/uart_rx/tx_start_i_1/O
                         net (fo=1, routed)           0.623     4.100    uart_core_n_2
    SLICE_X39Y48         FDRE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.567ns (41.819%)  route 2.180ns (58.181%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=12, routed)          2.180     3.747    rst_IBUF
    SLICE_X42Y56         FDRE                                         r  led_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[3]_lopt_replica_2/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.567ns (41.819%)  route 2.180ns (58.181%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=12, routed)          2.180     3.747    rst_IBUF
    SLICE_X42Y56         FDRE                                         r  led_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.632ns  (logic 0.766ns (21.088%)  route 2.866ns (78.912%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[5]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_core/uart_rx/data_reg[5]/Q
                         net (fo=3, routed)           0.969     1.487    uart_core/uart_rx/D[5]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.611 f  uart_core/uart_rx/led[3]_i_2/O
                         net (fo=1, routed)           0.670     2.281    uart_core/uart_rx/led[3]_i_2_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.405 r  uart_core/uart_rx/led[3]_i_1/O
                         net (fo=6, routed)           1.227     3.632    uart_core_n_11
    SLICE_X42Y56         FDRE                                         r  led_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.300     1.756    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124     1.880 r  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          0.483     2.363    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.487 r  uart_core/uart_tx/FSM_onehot_state[11]_i_1/O
                         net (fo=12, routed)          1.018     3.505    uart_core/uart_tx/FSM_onehot_state[11]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           1.300     1.756    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124     1.880 r  uart_core/uart_tx/FSM_onehot_state[11]_i_3/O
                         net (fo=11, routed)          0.483     2.363    uart_core/uart_tx/FSM_onehot_state[11]_i_3_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.487 r  uart_core/uart_tx/FSM_onehot_state[11]_i_1/O
                         net (fo=12, routed)          1.018     3.505    uart_core/uart_tx/FSM_onehot_state[11]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/RxD_buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    uart_core/uart_tx/Q[2]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.239 r  uart_core/uart_tx/RxD_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     0.239    uart_core/uart_tx/RxD_buff[2]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  uart_core/uart_tx/RxD_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/ready_reg/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/ready_reg/Q
                         net (fo=10, routed)          0.128     0.269    rx_ready
    SLICE_X40Y48         FDRE                                         r  tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  uart_core/uart_rx/ready_reg/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/ready_reg/Q
                         net (fo=10, routed)          0.128     0.269    rx_ready
    SLICE_X40Y48         FDRE                                         r  tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.136     0.277    uart_core/uart_rx/os_count
    SLICE_X39Y50         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.205%)  route 0.140ns (49.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.140     0.281    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X39Y50         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.193%)  route 0.140ns (49.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[3]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.140     0.281    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y46         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[8]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_tx/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.142     0.283    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X39Y47         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.336%)  route 0.145ns (50.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  uart_core/uart_rx/data_reg[4]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/data_reg[4]/Q
                         net (fo=3, routed)           0.145     0.286    data[4]
    SLICE_X40Y49         FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[5]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_core/uart_rx/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.135     0.299    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[5]
    SLICE_X38Y50         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.737%)  route 0.172ns (57.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[9]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_core/uart_rx/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.172     0.300    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[9]
    SLICE_X39Y50         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------





