/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  reg [10:0] _03_;
  wire [6:0] _04_;
  wire [7:0] _05_;
  wire [3:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [20:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [40:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_22z[6] ^ celloutsig_0_8z[3];
  assign celloutsig_1_2z = in_data[133] ^ celloutsig_1_0z[3];
  assign celloutsig_1_6z = celloutsig_1_3z[6] ^ in_data[128];
  assign celloutsig_1_10z = celloutsig_1_3z[6] ^ celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_3z[1] ^ celloutsig_0_6z[1];
  assign celloutsig_1_16z = celloutsig_1_14z[2] ^ celloutsig_1_7z[2];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_10z[6:0];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_1_4z[5], celloutsig_1_1z, celloutsig_1_0z };
  reg [6:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 7'h00;
    else _14_ <= in_data[47:41];
  assign { _04_[6:5], _01_, _04_[3:0] } = _14_;
  reg [7:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 8'h00;
    else _15_ <= celloutsig_0_17z[7:0];
  assign { _05_[7], _00_, _05_[5:0] } = _15_;
  assign celloutsig_1_0z = in_data[156:148] / { 1'h1, in_data[118:111] };
  assign celloutsig_0_6z = in_data[42:40] / { 1'h1, in_data[32:31] };
  assign celloutsig_1_7z = { celloutsig_1_4z[5:2], celloutsig_1_5z } / { 1'h1, celloutsig_1_3z[5:1], 1'h0 };
  assign celloutsig_0_44z = { celloutsig_0_11z[8:6], celloutsig_0_2z } <= { _05_[7], _00_, _05_[5:2] };
  assign celloutsig_0_54z = { celloutsig_0_44z, celloutsig_0_6z } <= { _02_[4], celloutsig_0_40z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] <= celloutsig_1_0z[8:2];
  assign celloutsig_0_9z = { celloutsig_0_1z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z } <= { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[57:54] % { 1'h1, in_data[47:45] };
  assign celloutsig_0_3z = in_data[87:83] % { 1'h1, celloutsig_0_1z[0], celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_1z % { 1'h1, in_data[71:68] };
  assign celloutsig_1_5z = { celloutsig_1_0z[4:3], celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[1:0] };
  assign celloutsig_1_11z = { celloutsig_1_3z[8:1], 1'h0, _03_ } % { 1'h1, celloutsig_1_3z[8:1], 1'h0, celloutsig_1_3z[8:1], 1'h0, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z } % { 1'h1, in_data[74:62] };
  assign celloutsig_0_12z = { celloutsig_0_3z[2:1], celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[3:2] };
  assign celloutsig_0_1z = { in_data[14], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_18z = { celloutsig_0_0z[2:0], celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_17z[5:1], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_6z[2:1], celloutsig_0_18z } % { 1'h1, celloutsig_0_1z[3:0], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_9z = { celloutsig_1_3z[8:2], celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[6:1], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_4z[5:0] % { 1'h1, celloutsig_1_3z[4:3], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, in_data[25], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_10z[13:10], celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_8z[35:32], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z[4:2], celloutsig_0_0z } % { 1'h1, in_data[40:35] };
  assign celloutsig_0_17z = { celloutsig_0_11z[8:7], celloutsig_0_0z, celloutsig_0_6z, _04_[6:5], _01_, _04_[3:0] } % { 1'h1, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_40z = celloutsig_0_19z[3:1] <<< _05_[4:2];
  assign celloutsig_0_5z = celloutsig_0_4z <<< { celloutsig_0_3z[4:3], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[8:3], celloutsig_1_2z } <<< { celloutsig_1_0z[6:1], celloutsig_1_2z };
  assign celloutsig_1_19z = { _03_[7:3], celloutsig_1_1z, celloutsig_1_9z[3] } <<< { celloutsig_1_4z[5:0], celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_19z[9:0], celloutsig_0_9z, celloutsig_0_2z, _04_[6:5], _01_, _04_[3:0] } <<< { in_data[86:75], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_4z[3], celloutsig_1_11z, celloutsig_1_1z } ^ { celloutsig_1_11z[17:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_10z[3:1] ^ celloutsig_0_1z[3:1];
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] ^ in_data[68:66];
  assign celloutsig_1_3z[8:1] = in_data[125:118] ^ in_data[131:124];
  assign _04_[4] = _01_;
  assign _05_[6] = _00_;
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[133:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
