lay_class: bag.layout.util.IPMarginTemplate
impl_lib: AAA_NOR2
impl_cell: skywater_nor2
root_dir: gen_outputs/ip_blocks/skywater_nor2
model_supply_wrap_mode: TOP
model_type: VERILOG
layout_type: GDS
name_prefix: 'skywater_nor2_'
name_suffix: ''
exact_cell_names: [skywater_nor2]

lef_config:
  detail_layers: [3, 4, 5]

params:
  cls_name: bag3_digital.layout.stdcells.util.STDCellWrapper
  params:
    cls_name: bag3_digital.layout.stdcells.gates.NOR2Core
    draw_taps: True

    params:
      seg_p: 2
      seg_n: 1
      w_p: 110
      w_n: 84

      pinfo:
        lch: 30
        top_layer: 4
        row_specs:
          - mos_type: nch
            width: 84
            threshold: standard
            bot_wires:
              data: ['sup', 'sig<0:1>']
              shared: ['sup']
            top_wires: ['sig<0:1>']
            flip: True
          - mos_type: pch
            width: 110
            threshold: standard
            bot_wires: ['sig<0:1>']
            top_wires:
              data: ['sig<0:1>', 'sup']
              shared: ['sup']
        tr_widths:
          sup: {2: 2}
          sig: {2: 1}
        tr_spaces: {}

model_params:
  view_name: ''
  delay: 20
