verilog

paramset vs vsource
parameter voltage
.dc=voltage
endparamset

module main(1,2);
vs #(.voltage(1)) v1(1 2)
endmodule

main #() m1(0 1)

print dc v(nodes) v(m1.v1) v(m1.v1.*)
dc
