{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503081116616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503081116663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 18 15:31:56 2017 " "Processing started: Fri Aug 18 15:31:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503081116663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081116663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081116663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503081118507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503081118522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/desktop/uart/verilog/arbitro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/desktop/uart/verilog/arbitro.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitro " "Found entity 1: arbitro" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../verilog/tx.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/teste.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "../verilog/baud_rate.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/top_level_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/top_level_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../verilog/top_level_uart.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/top_level_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/estados_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/wstro/documents/uarttest/verilog/estados_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wstro/documents/uarttest/verilog/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wstro/documents/uarttest/verilog/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../verilog/rx.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503081134212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081134212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busyTx0 teste.v(56) " "Verilog HDL Implicit Net warning at teste.v(56): created implicit net for \"busyTx0\"" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081134244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busyTx1 teste.v(69) " "Verilog HDL Implicit Net warning at teste.v(69): created implicit net for \"busyTx1\"" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081134244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503081135072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 teste.v(32) " "Verilog HDL assignment warning at teste.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135181 "|teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 teste.v(33) " "Verilog HDL assignment warning at teste.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135181 "|teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_R teste.v(8) " "Output port \"LED_R\" at teste.v(8) has no driver" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503081135181 "|teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitro arbitro:arbitro " "Elaborating entity \"arbitro\" for hierarchy \"arbitro:arbitro\"" {  } { { "../verilog/teste.v" "arbitro" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(8) " "Verilog HDL assignment warning at arbitro.v(8): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(9) " "Verilog HDL assignment warning at arbitro.v(9): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(11) " "Verilog HDL assignment warning at arbitro.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(14) " "Verilog HDL assignment warning at arbitro.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(15) " "Verilog HDL assignment warning at arbitro.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbitro.v(17) " "Verilog HDL assignment warning at arbitro.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../../../Desktop/uart/verilog/arbitro.v" "" { Text "C:/Users/wstro/Desktop/uart/verilog/arbitro.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503081135290 "|teste|arbitro:arbitro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:ut " "Elaborating entity \"uart\" for hierarchy \"uart:ut\"" {  } { { "../verilog/teste.v" "ut" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:ut\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:ut\|baud_rate_gen:uart_baud\"" {  } { { "../verilog/top_level_uart.v" "uart_baud" { Text "C:/Users/wstro/Documents/uartTest/verilog/top_level_uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:ut\|tx:transmissao " "Elaborating entity \"tx\" for hierarchy \"uart:ut\|tx:transmissao\"" {  } { { "../verilog/top_level_uart.v" "transmissao" { Text "C:/Users/wstro/Documents/uartTest/verilog/top_level_uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:ut\|rx:recebe " "Elaborating entity \"rx\" for hierarchy \"uart:ut\|rx:recebe\"" {  } { { "../verilog/top_level_uart.v" "recebe" { Text "C:/Users/wstro/Documents/uartTest/verilog/top_level_uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:aque " "Elaborating entity \"memoria\" for hierarchy \"memoria:aque\"" {  } { { "../verilog/teste.v" "aque" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081135400 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_reg Memoria.v(24) " "Verilog HDL Always Construct warning at Memoria.v(24): inferring latch(es) for variable \"addr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData Memoria.v(24) " "Verilog HDL Always Construct warning at Memoria.v(24): inferring latch(es) for variable \"ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[0\] Memoria.v(24) " "Inferred latch for \"ReadData\[0\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[1\] Memoria.v(24) " "Inferred latch for \"ReadData\[1\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[2\] Memoria.v(24) " "Inferred latch for \"ReadData\[2\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[3\] Memoria.v(24) " "Inferred latch for \"ReadData\[3\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[4\] Memoria.v(24) " "Inferred latch for \"ReadData\[4\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[5\] Memoria.v(24) " "Inferred latch for \"ReadData\[5\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[6\] Memoria.v(24) " "Inferred latch for \"ReadData\[6\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[7\] Memoria.v(24) " "Inferred latch for \"ReadData\[7\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] Memoria.v(24) " "Inferred latch for \"addr_reg\[0\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] Memoria.v(24) " "Inferred latch for \"addr_reg\[1\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] Memoria.v(24) " "Inferred latch for \"addr_reg\[2\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] Memoria.v(24) " "Inferred latch for \"addr_reg\[3\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] Memoria.v(24) " "Inferred latch for \"addr_reg\[4\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] Memoria.v(24) " "Inferred latch for \"addr_reg\[5\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] Memoria.v(24) " "Inferred latch for \"addr_reg\[6\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] Memoria.v(24) " "Inferred latch for \"addr_reg\[7\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] Memoria.v(24) " "Inferred latch for \"addr_reg\[8\]\" at Memoria.v(24)" {  } { { "../verilog/Memoria.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/Memoria.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081135431 "|teste|memoria:aque"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Uart_tx1 VCC " "Pin \"Uart_tx1\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|Uart_tx1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R GND " "Pin \"LED_R\" is stuck at GND" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LED_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503081140166 "|teste|LEDM_C[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503081140166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503081140572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1503081142290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503081145165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503081145165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[0\] " "No output dependent on input pin \"Switch\[0\]\"" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503081147511 "|teste|Switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[2\] " "No output dependent on input pin \"Switch\[2\]\"" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503081147511 "|teste|Switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[3\] " "No output dependent on input pin \"Switch\[3\]\"" {  } { { "../verilog/teste.v" "" { Text "C:/Users/wstro/Documents/uartTest/verilog/teste.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503081147511 "|teste|Switch[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1503081147511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503081147543 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503081147543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503081147543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503081147543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503081147558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 18 15:32:27 2017 " "Processing ended: Fri Aug 18 15:32:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503081147558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503081147558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503081147558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503081147558 ""}
