============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 02 2024  03:11:14 pm
  Module:                 sdrc_top
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (15404 ps) Setup Check with Pin u_sdrc_core_u_req_gen_r2b_raddr_reg[12]/CK->D
          Group: sdram_clk
     Startpoint: (R) u_sdrc_core_u_req_gen_r2b_start_reg/CK
          Clock: (R) sdram_clk
       Endpoint: (R) u_sdrc_core_u_req_gen_r2b_raddr_reg[12]/D
          Clock: (R) sdram_clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      97                  
       Uncertainty:-      10                  
     Required Time:=   19893                  
      Launch Clock:-       0                  
         Data Path:-    4489                  
             Slack:=   15404                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_sdrc_core_u_req_gen_r2b_start_reg/CK    -       -     R     (arrival)    847    -   100     0       0    (-,-) 
  u_sdrc_core_u_req_gen_r2b_start_reg/Q     -       CK->Q R     SDFFQX1        7  1.8    49   239     239    (-,-) 
  g23099/Y                                  -       B->Y  F     NAND2X1        7  2.8   184   139     378    (-,-) 
  g23083/Y                                  -       S0->Y R     MX2X1          8  2.0    60   242     620    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g389/Y   -       B->Y  R     AND2XL         2  1.2    56   135     755    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g387/CO  -       A->CO R     ADDFX1         1  0.8    43   213     969    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g386/CO  -       A->CO R     ADDFX1         1  0.8    43   206    1175    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g385/CO  -       A->CO R     ADDFX1         1  0.8    43   206    1381    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g384/CO  -       A->CO R     ADDFX1         1  0.8    43   206    1588    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g383/CO  -       A->CO R     ADDFX1         1  0.8    43   206    1794    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g382/CO  -       A->CO R     ADDFX1         2  0.4    34   202    1996    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g381/Y   -       B->Y  R     AND2XL         3  0.6    34   111    2107    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g379/Y   -       B->Y  R     AND2XL         3  0.8    41   115    2223    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g377/Y   -       B->Y  R     AND2XL         3  0.6    34   115    2337    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g375/Y   -       B->Y  R     AND2XL         3  0.8    41   115    2453    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g373/Y   -       B->Y  R     AND2XL         3  0.6    34   115    2567    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g371/Y   -       B->Y  R     AND2XL         3  0.6    34   111    2678    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g369/Y   -       B->Y  R     AND2XL         3  0.6    34   111    2790    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g367/Y   -       B->Y  R     AND2XL         3  0.6    34   111    2901    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g365/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3012    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g363/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3124    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g361/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3235    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g359/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3346    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g357/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3458    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g355/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3569    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g353/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3680    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g351/Y   -       B->Y  R     AND2XL         3  0.6    34   111    3792    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g349/Y   -       B->Y  R     AND2XL         3  1.0    49   119    3911    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g347/Y   -       B->Y  F     NAND2X1        2  0.6    70    74    3985    (-,-) 
  u_sdrc_core_u_req_gen_add_231_41_g345/Y   -       B->Y  R     XNOR2X1        1  0.4    27   178    4163    (-,-) 
  g22226__2398/Y                            -       C0->Y F     AOI222X1       1  0.3   158    70    4233    (-,-) 
  g22083__2346/Y                            -       B->Y  R     NAND2X1        2  0.6    52   108    4341    (-,-) 
  g21795__9945/Y                            -       B1->Y F     AOI22X1        1  0.2    98    68    4409    (-,-) 
  g21469__5526/Y                            -       A->Y  R     NAND2XL        1  0.3    42    80    4489    (-,-) 
  u_sdrc_core_u_req_gen_r2b_raddr_reg[12]/D <<<     -     R     DFFHQX1        1    -     -     0    4489    (-,-) 
#------------------------------------------------------------------------------------------------------------------

