// Seed: 2936187062
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2
);
  assign id_0 = id_2 == id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    output tri1  id_0,
    output logic id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output logic id_4,
    output tri1  id_5,
    input  wor   _id_6,
    output wor   id_7
);
  logic id_9;
  logic id_10;
  initial
    id_4 <= id_2#(
        .id_3 (-1),
        .id_10(1),
        .id_2 (1)
    ) - -1'b0;
  wire [id_6  -  -1 : -1] id_11, id_12;
  always @(id_11) {-1, 1} <= -1;
  assign id_7 = 1 && 1;
  xnor primCall (
      id_4,
      id_12,
      id_16,
      id_18,
      id_17,
      id_15,
      id_11,
      id_20,
      id_9,
      id_3,
      id_2,
      id_10,
      id_13,
      id_19,
      id_14
  );
  logic id_13;
  logic id_14;
  reg [1 'b0 : 1] id_15, id_16, id_17, id_18, id_19;
  id_20(
      1
  );
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3
  );
  always_latch id_1 <= -1;
  always id_15 <= -1;
endmodule
