verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/getZVN_13.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16shift_9.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16multiplier_11.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16mod_12.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16compare_8.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16boolean_10.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/16adder_7.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/combinedALU_3.v"
verilog work "C:/Users/wanzh/Documents/mojo/led16 morning/work/planAhead/16wtf/16wtf.srcs/sources_1/imports/verilog/mojo_top_0.v"
