{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493844953293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493844953313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 15:55:53 2017 " "Processing started: Wed May 03 15:55:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493844953313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844953313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493844953313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493844955453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu \[meng1\].sv 1 1 " "Found 1 design units, including 1 entities, in source file alu \[meng1\].sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu \[meng1\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu \[meng1\].sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Follower " "Found entity 1: Follower" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GO go cmd_cntrl.sv(6) " "Verilog HDL Declaration information at cmd_cntrl.sv(6): object \"GO\" differs only in case from object \"go\" in the same scope" {  } { { "cmd_cntrl.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cntrl " "Found entity 1: cmd_cntrl" {  } { { "cmd_cntrl.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start UART_rcv.sv(3) " "Verilog HDL Declaration information at UART_rcv.sv(3): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SAMPLE sample barcode.sv(17) " "Verilog HDL Declaration information at barcode.sv(17): object \"SAMPLE\" differs only in case from object \"sample\" in the same scope" {  } { { "barcode.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcode " "Found entity 1: barcode" {  } { { "barcode.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PTERM Pterm motion_cntrl\[meng\].sv(20) " "Verilog HDL Declaration information at motion_cntrl\[meng\].sv(20): object \"PTERM\" differs only in case from object \"Pterm\" in the same scope" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ITERM Iterm motion_cntrl\[meng\].sv(20) " "Verilog HDL Declaration information at motion_cntrl\[meng\].sv(20): object \"ITERM\" differs only in case from object \"Iterm\" in the same scope" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493845003808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion_cntrl\[meng\].sv 1 1 " "Found 1 design units, including 1 entities, in source file motion_cntrl\[meng\].sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_cntrl " "Found entity 1: motion_cntrl" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845003808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845003808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go follower.v(55) " "Verilog HDL Implicit Net warning at follower.v(55): created implicit net for \"go\"" {  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845003808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Follower " "Elaborating entity \"Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493845003958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iCORE " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iCORE\"" {  } { { "follower.v" "iCORE" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845003978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cntrl dig_core:iCORE\|cmd_cntrl:iCMD " "Elaborating entity \"cmd_cntrl\" for hierarchy \"dig_core:iCORE\|cmd_cntrl:iCMD\"" {  } { { "dig_core.sv" "iCMD" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845003988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_cntrl dig_core:iCORE\|motion_cntrl:iMTN " "Elaborating entity \"motion_cntrl\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\"" {  } { { "dig_core.sv" "iMTN" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845003998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 motion_cntrl\[meng\].sv(279) " "Verilog HDL assignment warning at motion_cntrl\[meng\].sv(279): truncated value with size 32 to match size of target (2)" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004018 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motion_cntrl\[meng\].sv(291) " "Verilog HDL assignment warning at motion_cntrl\[meng\].sv(291): truncated value with size 32 to match size of target (1)" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004018 "|Follower|dig_core:iCORE|motion_cntrl:iMTN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU " "Elaborating entity \"alu\" for hierarchy \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\"" {  } { { "motion_cntrl\[meng\].sv" "THE_ALU" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 alu \[meng1\].sv(70) " "Verilog HDL assignment warning at alu \[meng1\].sv(70): truncated value with size 16 to match size of target (12)" {  } { { "alu \[meng1\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu \[meng1\].sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004018 "|Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[0\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[1\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[2\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[3\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[4\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[5\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[6\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] UART_rcv.sv(96) " "Inferred latch for \"rx_data\[7\]\" at UART_rcv.sv(96)" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004108 "|Follower|uart_rcv:iCMD"}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845004168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493845004168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004168 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lft_sig motor_cntrl.v(48) " "Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable \"lft_sig\", which holds its previous value in one or more paths through the always construct" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rht_sig motor_cntrl.v(48) " "Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable \"rht_sig\", which holds its previous value in one or more paths through the always construct" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[0\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[0\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[1\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[1\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[2\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[2\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[3\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[3\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[4\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[4\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[5\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[5\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[6\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[6\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[7\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[7\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[8\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[8\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rht_sig\[9\] motor_cntrl.v(72) " "Inferred latch for \"rht_sig\[9\]\" at motor_cntrl.v(72)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[0\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[0\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[1\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[1\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[2\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[2\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[3\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[3\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[4\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[4\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[5\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[5\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[6\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[6\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[7\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[7\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[8\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[8\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lft_sig\[9\] motor_cntrl.v(53) " "Inferred latch for \"lft_sig\[9\]\" at motor_cntrl.v(53)" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004178 "|Follower|motor_cntrl:iMTR"}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.v 1 1 " "Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845004228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493845004228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_cntrl:iMTR\|pwm:lft_pwm " "Elaborating entity \"pwm\" for hierarchy \"motor_cntrl:iMTR\|pwm:lft_pwm\"" {  } { { "motor_cntrl.v" "lft_pwm" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pwm.v(18) " "Verilog HDL assignment warning at pwm.v(18): truncated value with size 32 to match size of target (10)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004238 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set pwm.v(23) " "Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable \"set\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493845004238 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset pwm.v(23) " "Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493845004238 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset pwm.v(25) " "Inferred latch for \"reset\" at pwm.v(25)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004248 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set pwm.v(25) " "Inferred latch for \"set\" at pwm.v(25)" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004248 "|Follower|motor_cntrl:iMTR|pwm:lft_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcode barcode:iBC " "Elaborating entity \"barcode\" for hierarchy \"barcode:iBC\"" {  } { { "follower.v" "iBC" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "follower.v" "iA2D" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004268 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_mstr.sv 1 1 " "Using design file spi_mstr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845004348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493845004348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D\|SPI_mstr:iSPI " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845004348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_mstr.sv(113) " "Verilog HDL assignment warning at spi_mstr.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_mstr.sv(114) " "Verilog HDL assignment warning at spi_mstr.sv(114): truncated value with size 32 to match size of target (1)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI spi_mstr.sv(116) " "Inferred latch for \"MOSI\" at spi_mstr.sv(116)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[0\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[1\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[2\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[3\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[4\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[5\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[6\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[7\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[8\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[8\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[9\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[9\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[10\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[10\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[11\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[11\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[12\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[12\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[13\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[13\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[14\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[14\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[15\] spi_mstr.sv(115) " "Inferred latch for \"rd_data\[15\]\" at spi_mstr.sv(115)" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845004368 "|Follower|A2D_intf:iA2D|SPI_mstr:iSPI"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|Mult0\"" {  } { { "alu \[meng1\].sv" "Mult0" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu \[meng1\].sv" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493845006876 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493845006876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|lpm_mult:Mult0\"" {  } { { "alu \[meng1\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu \[meng1\].sv" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845007836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"dig_core:iCORE\|motion_cntrl:iMTN\|alu:THE_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493845007856 ""}  } { { "alu \[meng1\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu \[meng1\].sv" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493845007856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493845008036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845008036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|pwm:rht_pwm\|reset " "Latch motor_cntrl:iMTR\|pwm:rht_pwm\|reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA motor_cntrl:iMTR\|pwm:lft_pwm\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal motor_cntrl:iMTR\|pwm:lft_pwm\|cnt\[0\]" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|pwm:lft_pwm\|reset " "Latch motor_cntrl:iMTR\|pwm:lft_pwm\|reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA motor_cntrl:iMTR\|pwm:lft_pwm\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal motor_cntrl:iMTR\|pwm:lft_pwm\|cnt\[0\]" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[0\] " "Latch motor_cntrl:iMTR\|rht_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[1\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[1\] " "Latch motor_cntrl:iMTR\|rht_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[2\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[2\] " "Latch motor_cntrl:iMTR\|rht_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[3\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[3\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[3\] " "Latch motor_cntrl:iMTR\|rht_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[4\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[4\] " "Latch motor_cntrl:iMTR\|rht_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[5\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[5\] " "Latch motor_cntrl:iMTR\|rht_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[6\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[6\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[6\] " "Latch motor_cntrl:iMTR\|rht_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[7\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[7\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[7\] " "Latch motor_cntrl:iMTR\|rht_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[8\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[8\] " "Latch motor_cntrl:iMTR\|rht_sig\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[9\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|rht_sig\[9\] " "Latch motor_cntrl:iMTR\|rht_sig\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[10\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[10\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[0\] " "Latch motor_cntrl:iMTR\|lft_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[1\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[1\] " "Latch motor_cntrl:iMTR\|lft_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[2\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[2\] " "Latch motor_cntrl:iMTR\|lft_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[3\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[3\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[3\] " "Latch motor_cntrl:iMTR\|lft_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[4\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[4\] " "Latch motor_cntrl:iMTR\|lft_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[5\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[5\] " "Latch motor_cntrl:iMTR\|lft_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[6\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[6\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[6\] " "Latch motor_cntrl:iMTR\|lft_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[7\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[7\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[7\] " "Latch motor_cntrl:iMTR\|lft_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[8\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[8\] " "Latch motor_cntrl:iMTR\|lft_sig\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[9\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motor_cntrl:iMTR\|lft_sig\[9\] " "Latch motor_cntrl:iMTR\|lft_sig\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[10\] " "Ports D and ENA on the latch are fed by the same signal dig_core:iCORE\|motion_cntrl:iMTN\|lft_reg\[10\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493845008816 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493845008816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 34 -1 0 } } { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 17 -1 0 } } { "barcode.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493845008836 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493845008836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493845009346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493845010636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg " "Generated suppressed messages file I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845011026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493845012286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493845012286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493845014297 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493845014297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "851 " "Implemented 851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493845014297 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1493845014297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493845014297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493845014497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 15:56:54 2017 " "Processing ended: Wed May 03 15:56:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493845014497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493845014497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493845014497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493845014497 ""}
