<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>tx_mux_wib_i</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ETH_CLK_P.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">256</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>tx_mux_wib</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 03 01:07:33 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b81e9e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b81e9e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tx_mux_wib_i</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 03 01:07:33 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b81e9e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>tx_mux_wib</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 03 01:07:33 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b81e9e5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_rx_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_rx_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_dis</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_los</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_strobe</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dipb_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite_decl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb_latch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_syncreg_v.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrs_v.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipbus/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/ipbus_decode_tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/ipbus_decode_tx_mux_tb_rx.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/ipbus_decode_tx_mux_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux_decl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_syncreg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux_ibuf.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_src_sel.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux_out.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux_tb_rx.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/components/tx_mux/firmware/hdl/tx_mux_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>deimos/src/deimos/projects/hermes/firmware/hdl/tx_mux_wib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/tx_mux_wib_i.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/ucf/tx_mux_wib.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>tx_mux_wib_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tx_mux_wib_i</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>tx_mux_wib_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae4904c_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fa73e9_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118fb359_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb3814a_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1e8332_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b454a1d_ARCHIVE_LOCATION">/scratch/dmn/deimos</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa50796_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79db8bcd_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48216a02_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5666c0f0_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e2da51_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5e8d5d_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6227cca9_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ede7093_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9816e3_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4cd7cb_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e632e55_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4408f82c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4213a8d8_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0513fe_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db7a413_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc493cb_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfafe9e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f73e8b0_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1954daf0_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf8a01c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae3f077_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16016944_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b93ba3_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474bb3f1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e334af_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4c155b_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbf72ec_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326a7301_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dc83d1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e871be1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93b9ec4_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575f7bd4_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2889e149_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6072146f_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59770e28_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a42dfa7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439b5373_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c868368_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf2a1c1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a81c5c3_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c82834c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e2e470_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@978ee3e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8e9939_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3473c390_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419e14f9_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cbd5c1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141f6c9f_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172609b9_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7766950c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301f14e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5b21a7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a90b0da_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5417a513_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7054af3a_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c56d293_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454912e7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68533007_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a5ae23_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1879bf86_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423cea8f_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a94a968_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77029dc0_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3605db9d_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6b4d2b_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c59d0ff_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0678d6_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1aa77f_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af11663_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8d6ef6_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a57aa3_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5b151a_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695f7899_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d56966e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a2f6af_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b33dfe6_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237b66db_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90ab8bc_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58613a73_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d4abf4_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c162ecd_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183f82f0_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f64a33_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d716b00_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36688087_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60433ddc_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2927d016_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcfbbb2_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f97019_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8110d4_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c23f34_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e415bc_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d46928_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c950bd8_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693da5e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f29d5d_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52641033_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9766095_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a54e85_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c3068c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7793f5dc_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f59cb6a_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2784001_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4747a6a1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b430a6_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f5b4de_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0b1015_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160c2a66_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418734dc_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a668576_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad736bb_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1408706a_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b00c48_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3046f0ff_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d383257_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e519be8_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c16fc80_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd74028_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e650e0b_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144e4781_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ca1c35_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb2ac92_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26736651_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78622c12_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c82c57_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b98ae38_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c85675f_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666b875b_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55740540_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14321536_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c873b4_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135d23d7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bad321_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161093d3_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a426b8_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f266ee_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f68635_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e53a45_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b030e46_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e220d8_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b6f384_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204d6e95_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193ae5ad_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb846fe_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1802ad_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9ef5b1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14513bb1_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514b29d7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b5e6e7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672705c9_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78456f0e_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9c3833_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ba5b0d_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135b3c34_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb26edf_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28908095_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774aa100_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c16190_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216362b7_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18215e2c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41234a42_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4301749d_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d61d1c_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b15491_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56211d1a_ARCHIVE_LOCATION">/home/madorsky/github/zynq/wib_sim/ip_repo/deimos_ipbus</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.ASSOCIATED_BUSIF" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.ASSOCIATED_RESET" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.CLK_DOMAIN" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.FREQ_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_N.PHASE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.ASSOCIATED_BUSIF" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.ASSOCIATED_RESET" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.CLK_DOMAIN" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.FREQ_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ETH_CLK_P.PHASE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ARESETN.INSERT_VIP" xilinx:valueSource="constant"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4c7f869b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="7bc7cebb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f3b9cf1f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a5b3aed8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="be710789"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
