 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                       Rise  0.2000 0.0000 0.1000 0.482104 0.894119 1.37622           1       100      c             | 
|    regA/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.169385 0.699202 0.868587          1       100                    | 
|    regA/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.336718 1.06234  1.39906           1       100                    | 
|    regA/out_reg[0]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                       Rise  0.2000 0.0000 0.1000 0.285056 0.894119 1.17918           1       100      c             | 
|    regA/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.135424 0.699202 0.834626          1       100                    | 
|    regA/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.291189 1.06234  1.35353           1       100                    | 
|    regA/out_reg[3]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                       Rise  0.2000 0.0000 0.1000 0.246241 0.894119 1.14036           1       100      c             | 
|    regA/inp[5]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.119184 0.699202 0.818386          1       100                    | 
|    regA/CLOCK_slh__c21/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c21/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.480349 1.06234  1.54269           1       100                    | 
|    regA/out_reg[5]/D     DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                      Rise  0.2000 0.0000 0.1000 0.318264 0.894119 1.21238           1       100      c             | 
|    regA/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_23/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.160883 0.699202 0.860085          1       100                    | 
|    regA/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.3213   1.06234  1.38364           1       100                    | 
|    regA/out_reg[21]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[21]/CK       DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                      Rise  0.2000 0.0000 0.1000 0.234285 0.894119 1.1284            1       100      c             | 
|    regA/inp[2]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.141043 0.699202 0.840245          1       100                    | 
|    regA/CLOCK_slh__c7/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c7/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.20074  1.06234  1.26308           1       100                    | 
|    regA/out_reg[2]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0190 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                       Rise  0.2000 0.0000 0.1000 0.367633 0.894119 1.26175           1       100      c             | 
|    regA/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.134339 0.699202 0.833541          1       100                    | 
|    regA/CLOCK_slh__c27/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c27/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.237404 1.06234  1.29975           1       100                    | 
|    regA/out_reg[4]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0190 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                       Rise  0.2000 0.0000 0.1000 0.334674 0.894119 1.22879           1       100      c             | 
|    regA/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.155501 0.699202 0.854703          1       100                    | 
|    regA/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.695715 1.06234  1.75806           1       100                    | 
|    regA/out_reg[6]/D     DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                      Rise  0.2000 0.0000 0.1000 0.223387 0.894119 1.11751           1       100      c             | 
|    regA/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_19/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.145775 0.699202 0.844977          1       100                    | 
|    regA/CLOCK_slh__c13/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c13/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.685622 1.06234  1.74796           1       100                    | 
|    regA/out_reg[17]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[17]/CK       DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                      Rise  0.2000 0.0000 0.1000 0.338948 0.894119 1.23307           1       100      c             | 
|    regA/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_21/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.148861 0.699202 0.848063          1       100                    | 
|    regA/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.491053 1.06234  1.5534            1       100                    | 
|    regA/out_reg[19]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[19]/CK       DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                      Rise  0.2000 0.0000 0.1000 0.4412   0.894119 1.33532           1       100      c             | 
|    regA/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_22/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.230542 0.699202 0.929744          1       100                    | 
|    regA/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.415307 1.06234  1.47765           1       100                    | 
|    regA/out_reg[20]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[20]/CK       DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                      Rise  0.2000 0.0000 0.1000 0.211122 0.894119 1.10524           1       100      c             | 
|    regA/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_13/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.127082 0.699202 0.826284          1       100                    | 
|    regA/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.304781 1.06234  1.36712           1       100                    | 
|    regA/out_reg[11]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[11]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                      Rise  0.2000 0.0000 0.1000 0.121149 0.894119 1.01527           1       100      c             | 
|    regA/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_18/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.143835 0.699202 0.843037          1       100                    | 
|    regA/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.46157  1.06234  1.52391           1       100                    | 
|    regA/out_reg[16]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[16]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                      Rise  0.2000 0.0000 0.1000 0.210441 0.894119 1.10456           1       100      c             | 
|    regA/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_24/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.14717  0.699202 0.846372          1       100                    | 
|    regA/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.292425 1.06234  1.35477           1       100                    | 
|    regA/out_reg[22]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[22]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                      Rise  0.2000 0.0000 0.1000 0.284538 0.894119 1.17866           1       100      c             | 
|    regA/inp[23]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_25/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.15076  0.699202 0.849962          1       100                    | 
|    regA/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.353516 1.06234  1.41586           1       100                    | 
|    regA/out_reg[23]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[23]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                       Rise  0.2000 0.0000 0.1000 0.125654 0.894119 1.01977           1       100      c             | 
|    regA/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_10/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.297159 0.699202 0.996361          1       100                    | 
|    regA/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.349234 1.06234  1.41158           1       100                    | 
|    regA/out_reg[8]/D     DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[8]/CK        DFF_X1        Rise  0.2130 0.0020 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                       Rise  0.2000 0.0000 0.1000 0.61114  0.894119 1.50526           1       100      c             | 
|    regA/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.196981 0.699202 0.896183          1       100                    | 
|    regA/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.672532 1.06234  1.73487           1       100                    | 
|    regA/out_reg[1]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000  0.0000 0.1000             0.192518 0.894119 1.08664           1       100      c             | 
|    regB/inp[15]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.2430  0.0430 0.0090             0.129751 0.699202 0.828953          1       100                    | 
|    regB/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2710  0.0280 0.0080             0.375916 1.06234  1.43826           1       100                    | 
|    regB/out_reg[15]/D    DFF_X1    Rise  0.2700 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[15]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                      Rise  0.2000  0.0000 0.1000             0.380093 0.894119 1.27421           1       100      c             | 
|    regB/inp[23]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_25/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_25/ZN        AND2_X1   Rise  0.2430  0.0430 0.0090             0.130509 0.699202 0.829711          1       100                    | 
|    regB/CLOCK_slh__c21/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c21/Z CLKBUF_X1 Rise  0.2710  0.0280 0.0080             0.416963 1.06234  1.4793            1       100                    | 
|    regB/out_reg[23]/D    DFF_X1    Rise  0.2700 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[23]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000  0.0000 0.1000             0.237957 0.894119 1.13208           1       100      c             | 
|    regB/inp[26]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.2430  0.0430 0.0090             0.134146 0.699202 0.833349          1       100                    | 
|    regB/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2710  0.0280 0.0080             0.366467 1.06234  1.42881           1       100                    | 
|    regB/out_reg[26]/D    DFF_X1    Rise  0.2700 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[26]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                      Rise  0.2000 0.0000 0.1000 0.110181 0.894119 1.0043            1       100      c             | 
|    regA/inp[24]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_26/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.150714 0.699202 0.849916          1       100                    | 
|    regA/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.2738   1.06234  1.33614           1       100                    | 
|    regA/out_reg[24]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[24]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0190 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                      Rise  0.2000 0.0000 0.1000 0.223556 0.894119 1.11768           1       100      c             | 
|    regB/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_30/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.163398 0.699202 0.8626            1       100                    | 
|    regB/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.413048 1.06234  1.47539           1       100                    | 
|    regB/out_reg[28]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[28]/CK       DFF_X1        Rise  0.2110 0.0040 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                      Rise  0.2000 0.0000 0.1000 0.25262  0.894119 1.14674           1       100      c             | 
|    regB/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_32/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.160649 0.699202 0.859851          1       100                    | 
|    regB/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.392469 1.06234  1.45481           1       100                    | 
|    regB/out_reg[30]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[30]/CK       DFF_X1        Rise  0.2110 0.0040 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                      Rise  0.2000 0.0000 0.1000 0.480285 0.894119 1.3744            1       100      c             | 
|    regA/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_12/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.245038 0.699202 0.94424           1       100                    | 
|    regA/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.362321 1.06234  1.42466           1       100                    | 
|    regA/out_reg[10]/D    DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                      Rise  0.2000 0.0000 0.1000 0.48842  0.894119 1.38254           1       100      c             | 
|    regA/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_16/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.141939 0.699202 0.841141          1       100                    | 
|    regA/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.492272 1.06234  1.55461           1       100                    | 
|    regA/out_reg[14]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[14]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                      Rise  0.2000 0.0000 0.1000 0.49168  0.894119 1.3858            1       100      c             | 
|    regA/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_27/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.21487  0.699202 0.914072          1       100                    | 
|    regA/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.367934 1.06234  1.43028           1       100                    | 
|    regA/out_reg[25]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[25]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                      Rise  0.2000 0.0000 0.1000 0.391234 0.894119 1.28535           1       100      c             | 
|    regA/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_29/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.213687 0.699202 0.912889          1       100                    | 
|    regA/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.393163 1.06234  1.45551           1       100                    | 
|    regA/out_reg[27]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[27]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                      Rise  0.2000 0.0000 0.1000 0.911818 0.894119 1.80594           1       100      c             | 
|    regA/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_30/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.140286 0.699202 0.839489          1       100                    | 
|    regA/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.488547 1.06234  1.55089           1       100                    | 
|    regA/out_reg[28]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[28]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                       Rise  0.2000 0.0000 0.1000 0.230316 0.894119 1.12443           1       100      c             | 
|    regA/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_11/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.238185 0.699202 0.937387          1       100                    | 
|    regA/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.552564 1.06234  1.61491           1       100                    | 
|    regA/out_reg[9]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[9]/CK        DFF_X1        Rise  0.2130 0.0020 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                       Rise  0.2000 0.0000 0.1000 0.312585 0.894119 1.2067            1       100      c             | 
|    regA/inp[7]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.350459 0.699202 1.04966           1       100                    | 
|    regA/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 1.14206  1.06234  2.2044            1       100                    | 
|    regA/out_reg[7]/D     DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                     Rise  0.2000 0.0000 0.1000 0.221936 0.894119 1.11606           1       100      c             | 
|    regA/inp[18]                   Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_20/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_20/ZN       AND2_X1   Rise  0.2440 0.0440 0.0090 0.226573 0.699202 0.925775          1       100                    | 
|    regA/CLOCK_slh__c9/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c9/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 0.9621   1.06234  2.02444           1       100                    | 
|    regA/out_reg[18]/D   DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[18]/CK       DFF_X1        Rise  0.2140 0.0030 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0200 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                       Rise  0.2000  0.0000 0.1000             0.311297 0.894119 1.20542           1       100      c             | 
|    regB/inp[1]                     Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_3/A2         AND2_X1   Rise  0.2000  0.0000 0.1000                      0.97463                                                   | 
|    regB/i_0_3/ZN         AND2_X1   Rise  0.2430  0.0430 0.0090             0.128852 0.699202 0.828054          1       100                    | 
|    regB/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2430  0.0000 0.0090                      0.77983                                                   | 
|    regB/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2710  0.0280 0.0080             0.40662  1.06234  1.46896           1       100                    | 
|    regB/out_reg[1]/D     DFF_X1    Rise  0.2700 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0200 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                      Rise  0.2000 0.0000 0.1000 0.596595 0.894119 1.49071           1       100      c             | 
|    regB/inp[24]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_26/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.155014 0.699202 0.854216          1       100                    | 
|    regB/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.120425 1.06234  1.18277           1       100                    | 
|    regB/out_reg[24]/D    DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[24]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0190 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                      Rise  0.2000 0.0000 0.1000 0.333874 0.894119 1.22799           1       100      c             | 
|    regA/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_14/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.124395 0.699202 0.823597          1       100                    | 
|    regA/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.242635 1.06234  1.30498           1       100                    | 
|    regA/out_reg[12]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[12]/CK       DFF_X1        Rise  0.2110 0.0000 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0190 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                       Rise  0.2000 0.0000 0.1000 0.22371  0.894119 1.11783           1       100      c             | 
|    regB/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.129074 0.699202 0.828276          1       100                    | 
|    regB/CLOCK_slh__c27/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c27/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.318995 1.06234  1.38134           1       100                    | 
|    regB/out_reg[6]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.1000 0.418846   0.894119 1.31297           1       100      c             | 
|    regB/inp[7]                     Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.1000            0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.2430 0.0430 0.0080 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.2430 0.0000 0.0080            0.77983                                                   | 
|    regB/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.373635   1.06234  1.43598           1       100                    | 
|    regB/out_reg[7]/D     DFF_X1    Rise  0.2710 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                      Rise  0.2000 0.0000 0.1000 0.14393  0.894119 1.03805           1       100      c             | 
|    regB/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_16/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.136079 0.699202 0.835281          1       100                    | 
|    regB/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.441233 1.06234  1.50358           1       100                    | 
|    regB/out_reg[14]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[14]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000 0.0000 0.1000 0.341654 0.894119 1.23577           1       100      c             | 
|    regB/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.136971 0.699202 0.836173          1       100                    | 
|    regB/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.314401 1.06234  1.37674           1       100                    | 
|    regB/out_reg[19]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[19]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000 0.0000 0.1000 0.329484 0.894119 1.2236            1       100      c             | 
|    regB/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.128382 0.699202 0.827584          1       100                    | 
|    regB/CLOCK_slh__c13/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c13/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.308482 1.06234  1.37082           1       100                    | 
|    regB/out_reg[27]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[27]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                      Rise  0.2000 0.0000 0.1000 0.437813 0.894119 1.33193           1       100      c             | 
|    regB/inp[29]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_31/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.173489 0.699202 0.872691          1       100                    | 
|    regB/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.303523 1.06234  1.36587           1       100                    | 
|    regB/out_reg[29]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[29]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                      Rise  0.2000 0.0000 0.1000 0.593274 0.894119 1.48739           1       100      c             | 
|    regA/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_15/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.251789 0.699202 0.950991          1       100                    | 
|    regA/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.72496  1.06234  1.7873            1       100                    | 
|    regA/out_reg[13]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[13]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                      Rise  0.2000 0.0000 0.1000 0.357757 0.894119 1.25188           1       100      c             | 
|    regA/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_17/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.232997 0.699202 0.932199          1       100                    | 
|    regA/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.784435 1.06234  1.84678           1       100                    | 
|    regA/out_reg[15]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[15]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                      Rise  0.2000 0.0000 0.1000 0.832622 0.894119 1.72674           1       100      c             | 
|    regA/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_28/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.177803 0.699202 0.877005          1       100                    | 
|    regA/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.571708 1.06234  1.63405           1       100                    | 
|    regA/out_reg[26]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[26]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                      Rise  0.2000 0.0000 0.1000 0.385991 0.894119 1.28011           1       100      c             | 
|    regA/inp[29]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_31/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.264538 0.699202 0.96374           1       100                    | 
|    regA/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.766853 1.06234  1.82919           1       100                    | 
|    regA/out_reg[29]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[29]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                       Rise  0.2000 0.0000 0.1000 0.129418 0.894119 1.02354           1       100      c             | 
|    regB/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.155606 0.699202 0.854808          1       100                    | 
|    regB/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.124512 1.06234  1.18685           1       100                    | 
|    regB/out_reg[2]/D     DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0190 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000 0.0000 0.1000 0.129546 0.894119 1.02366           1       100      c             | 
|    regB/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.123497 0.699202 0.822699          1       100                    | 
|    regB/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.460221 1.06234  1.52256           1       100                    | 
|    regB/out_reg[12]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[12]/CK       DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0200 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                      Rise  0.2000 0.0000 0.1000 0.129319 0.894119 1.02344           1       100      c             | 
|    regB/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_15/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.125131 0.699202 0.824333          1       100                    | 
|    regB/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.304512 1.06234  1.36685           1       100                    | 
|    regB/out_reg[13]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[13]/CK       DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0200 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                      Rise  0.2000 0.0000 0.1000 0.34074  0.894119 1.23486           1       100      c             | 
|    regB/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_18/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.133641 0.699202 0.832844          1       100                    | 
|    regB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.390968 1.06234  1.45331           1       100                    | 
|    regB/out_reg[16]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[16]/CK       DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0200 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                      Rise  0.2000 0.0000 0.1000 0.185848 0.894119 1.07997           1       100      c             | 
|    regB/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_22/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.178583 0.699202 0.877785          1       100                    | 
|    regB/CLOCK_sph__c55/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c55/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.414747 1.06234  1.47709           1       100                    | 
|    regB/out_reg[20]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[20]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                      Rise  0.2000 0.0000 0.1000 0.657604 0.894119 1.55172           1       100      c             | 
|    regB/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_23/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.13852  0.699202 0.837722          1       100                    | 
|    regB/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.539492 1.06234  1.60183           1       100                    | 
|    regB/out_reg[21]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[21]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                      Rise  0.2000 0.0000 0.1000 0.282751 0.894119 1.17687           1       100      c             | 
|    regB/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_27/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.129119 0.699202 0.828321          1       100                    | 
|    regB/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.746593 1.06234  1.80894           1       100                    | 
|    regB/out_reg[25]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[25]/CK       DFF_X1        Rise  0.2100 0.0030 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                      Rise  0.2000 0.0000 0.1000 0.617557 0.894119 1.51168           1       100      c             | 
|    regB/inp[31]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_33/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.261537 0.699202 0.960739          1       100                    | 
|    regB/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.550179 1.06234  1.61252           1       100                    | 
|    regB/out_reg[31]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[31]/CK       DFF_X1        Rise  0.2110 0.0040 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                      Rise  0.2000 0.0000 0.1000 0.575535 0.894119 1.46965           1       100      c             | 
|    regA/inp[31]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_33/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.261976 0.699202 0.961178          1       100                    | 
|    regA/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 0.887487 1.06234  1.94983           1       100                    | 
|    regA/out_reg[31]/D    DFF_X1    Rise  0.2740 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[31]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Q_reg[9]/D 
  
 Path Start Point : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[8]/CK        DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[8]/Q         DFF_X1        Rise  0.3030 0.1040 0.0090 0.592513 1.06234  1.65486           1       100      F             | 
|    regB/out[8]                             Rise  0.3030 0.0000                                                                           | 
|    Q_reg[9]/D                DFF_X1        Rise  0.3030 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[9]/CK        DFF_X1        Rise  0.2440 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0190 0.2630 | 
| data required time                        |  0.2630        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2630        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.1000 0.383075 0.894119 1.27719           1       100      c             | 
|    regB/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.147144 0.699202 0.846346          1       100                    | 
|    regB/CLOCK_sph__c59/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c59/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.342897 1.06234  1.40524           1       100                    | 
|    regB/out_reg[3]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                       Rise  0.2000 0.0000 0.1000 0.101615 0.894119 0.995734          1       100      c             | 
|    regB/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.129798 0.699202 0.829             1       100                    | 
|    regB/CLOCK_sph__c69/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c69/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.43738  1.06234  1.49972           1       100                    | 
|    regB/out_reg[4]/D     DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                       Rise  0.2000 0.0000 0.1000 0.157749 0.894119 1.05187           1       100      c             | 
|    regB/inp[5]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.15717  0.699202 0.856372          1       100                    | 
|    regB/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.270687 1.06234  1.33303           1       100                    | 
|    regB/out_reg[5]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.2090 0.0020 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0190 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                      Rise  0.2000 0.0000 0.1000 0.802374 0.894119 1.69649           1       100      c             | 
|    regA/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_32/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.238557 0.699202 0.937759          1       100                    | 
|    regA/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regA/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2750 0.0310 0.0090 1.17373  1.06234  2.23607           1       100                    | 
|    regA/out_reg[30]/D    DFF_X1    Rise  0.2750 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0790 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0820 0.0030 0.0330          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2110 0.1290 0.0980 10.8828  30.3889  41.2717           32      100      FA   K        | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.2120 0.0010 0.0980          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to Q_reg[19]/D 
  
 Path Start Point : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[18]/CK       DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[18]/Q        DFF_X1        Rise  0.3030 0.1040 0.0080 0.436084 1.06234  1.49843           1       100      F             | 
|    regB/out[18]                            Rise  0.3030 0.0000                                                                           | 
|    Q_reg[19]/D               DFF_X1        Rise  0.3030 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[19]/CK       DFF_X1        Rise  0.2440 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0180 0.2620 | 
| data required time                        |  0.2620        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2620        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to Q_reg[18]/D 
  
 Path Start Point : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[17]/CK       DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[17]/Q        DFF_X1        Rise  0.3040 0.1050 0.0090 1.02594  1.06234  2.08829           1       100      F             | 
|    regB/out[17]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[18]/D               DFF_X1        Rise  0.3040 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[18]/CK       DFF_X1        Rise  0.2440 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0190 0.2630 | 
| data required time                        |  0.2630        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2630        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                       Rise  0.2000 0.0000 0.1000 0.181727 0.894119 1.07585           1       100      c             | 
|    regB/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.196709 0.699202 0.895911          1       100                    | 
|    regB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.359398 1.06234  1.42174           1       100                    | 
|    regB/out_reg[0]/D     DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                       Rise  0.2000 0.0000 0.1000 0.181342 0.894119 1.07546           1       100      c             | 
|    regB/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_11/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.191951 0.699202 0.891153          1       100                    | 
|    regB/CLOCK_sph__c71/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c71/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.441133 1.06234  1.50348           1       100                    | 
|    regB/out_reg[9]/D     DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[9]/CK        DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                      Rise  0.2000 0.0000 0.1000 0.55222  0.894119 1.44634           1       100      c             | 
|    regB/inp[18]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_20/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.156993 0.699202 0.856195          1       100                    | 
|    regB/CLOCK_sph__c63/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c63/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.670593 1.06234  1.73293           1       100                    | 
|    regB/out_reg[18]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[18]/CK       DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to Q_reg[10]/D 
  
 Path Start Point : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[9]/CK        DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[9]/Q         DFF_X1        Rise  0.3050 0.1060 0.0100 1.40638  1.06234  2.46872           1       100      F             | 
|    regB/out[9]                             Rise  0.3050 0.0000                                                                           | 
|    Q_reg[10]/D               DFF_X1        Rise  0.3050 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[10]/CK       DFF_X1        Rise  0.2440 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0190 0.2630 | 
| data required time                        |  0.2630        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2630        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[16]/D 
  
 Path Start Point : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[16]/CK       DFF_X1        Rise  0.2020 0.0010 0.0910          0.949653                                    F             | 
|    regA/out_reg[16]/Q        DFF_X1        Rise  0.3120 0.1100 0.0140 1.25656  3.47676  4.73332           3       100      F             | 
|    regA/out[16]                            Rise  0.3120 0.0000                                                                           | 
|    extended_M_reg[16]/D      DFF_X1        Rise  0.3120 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A      CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z      CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A      CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z      CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK     CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK    CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A          CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z          CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[16]/CK DFF_X1        Rise  0.2490 0.0030 0.0550          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0210 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[27]/D 
  
 Path Start Point : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[27]/CK       DFF_X1        Rise  0.2020 0.0010 0.0910          0.949653                                    F             | 
|    regA/out_reg[27]/Q        DFF_X1        Rise  0.3120 0.1100 0.0140 1.19965  3.47676  4.6764            3       100      F             | 
|    regA/out[27]                            Rise  0.3120 0.0000                                                                           | 
|    extended_M_reg[27]/D      DFF_X1        Rise  0.3120 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A      CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z      CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A      CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z      CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK     CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK    CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A          CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z          CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[27]/CK DFF_X1        Rise  0.2490 0.0030 0.0550          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0210 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                      Rise  0.2000 0.0000 0.1000 0.579726 0.894119 1.47385           1       100      c             | 
|    regB/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_12/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.146569 0.699202 0.845771          1       100                    | 
|    regB/CLOCK_sph__c65/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c65/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.255238 1.06234  1.31758           1       100                    | 
|    regB/out_reg[10]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[10]/CK       DFF_X1        Rise  0.2070 0.0000 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0190 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                      Rise  0.2000 0.0000 0.1000 0.403852 0.894119 1.29797           1       100      c             | 
|    regB/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_13/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.189153 0.699202 0.888355          1       100                    | 
|    regB/CLOCK_sph__c67/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c67/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.34917  1.06234  1.41151           1       100                    | 
|    regB/out_reg[11]/D    DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.2070 0.0000 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0200 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                       Rise  0.2000 0.0000 0.1000 0.454138 0.894119 1.34826           1       100      c             | 
|    regB/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_10/ZN        AND2_X1   Rise  0.2450 0.0450 0.0090 0.493793 0.699202 1.193             1       100                    | 
|    regB/CLOCK_sph__c57/A CLKBUF_X1 Rise  0.2450 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c57/Z CLKBUF_X1 Rise  0.2730 0.0280 0.0070 0.346149 1.06234  1.40849           1       100                    | 
|    regB/out_reg[8]/D     DFF_X1    Rise  0.2730 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[8]/CK        DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                      Rise  0.2000 0.0000 0.1000 0.528001 0.894119 1.42212           1       100      c             | 
|    regB/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_19/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.200556 0.699202 0.899758          1       100                    | 
|    regB/CLOCK_sph__c61/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c61/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.72449  1.06234  1.78683           1       100                    | 
|    regB/out_reg[17]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[17]/CK       DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                      Rise  0.2000 0.0000 0.1000 0.623714 0.894119 1.51783           1       100      c             | 
|    regB/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_24/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.396536 0.699202 1.09574           1       100                    | 
|    regB/CLOCK_sph__c73/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_sph__c73/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.564986 1.06234  1.62733           1       100                    | 
|    regB/out_reg[22]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0790 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0010 0.0330          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2070 0.1270 0.0970 10.4066  30.3889  40.7955           32      100      FA   K        | 
|    regB/out_reg[22]/CK       DFF_X1        Rise  0.2080 0.0010 0.0970          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0200 0.2280 | 
| data required time                        |  0.2280        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[2]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770  0.0770 0.0310             6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780  0.0010 0.0310                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980  0.1200 0.0900             10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.2000  0.0020 0.0900                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Rise  0.3040  0.1040 0.0080             0.512314 1.06234  1.57466           1       100      F             | 
|    regB/out[1]                             Rise  0.3040  0.0000                                                                                       | 
|    Q_reg[2]/D                DFF_X1        Rise  0.3030 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[2]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[16]/D 
  
 Path Start Point : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770  0.0770 0.0310             6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780  0.0010 0.0310                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980  0.1200 0.0900             10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[15]/CK       DFF_X1        Rise  0.2000  0.0020 0.0900                      0.949653                                    F             | 
|    regB/out_reg[15]/Q        DFF_X1        Rise  0.3040  0.1040 0.0090             0.764965 1.06234  1.82731           1       100      F             | 
|    regB/out[15]                            Rise  0.3040  0.0000                                                                                       | 
|    Q_reg[16]/D               DFF_X1        Rise  0.3030 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[16]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[1]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Rise  0.3030 0.1040 0.0090 0.71697  1.06234  1.77931           1       100      F             | 
|    regB/out[0]                             Rise  0.3030 0.0000                                                                           | 
|    Q_reg[1]/D                DFF_X1        Rise  0.3030 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[1]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[4]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.3030 0.1040 0.0080 0.51977  1.06234  1.58211           1       100      F             | 
|    regB/out[3]                             Rise  0.3030 0.0000                                                                           | 
|    Q_reg[4]/D                DFF_X1        Rise  0.3030 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[4]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[5]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.3030 0.1040 0.0090 0.685242 1.06234  1.74758           1       100      F             | 
|    regB/out[4]                             Rise  0.3030 0.0000                                                                           | 
|    Q_reg[5]/D                DFF_X1        Rise  0.3030 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[5]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[11]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[10]/CK       DFF_X1        Rise  0.1980 0.0000 0.0900          0.949653                                    F             | 
|    regB/out_reg[10]/Q        DFF_X1        Rise  0.3030 0.1050 0.0090 0.821396 1.06234  1.88374           1       100      F             | 
|    regB/out[10]                            Rise  0.3030 0.0000                                                                           | 
|    Q_reg[11]/D               DFF_X1        Rise  0.3030 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[11]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[12]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.1980 0.0000 0.0900          0.949653                                    F             | 
|    regB/out_reg[11]/Q        DFF_X1        Rise  0.3030 0.1050 0.0090 0.79271  1.06234  1.85505           1       100      F             | 
|    regB/out[11]                            Rise  0.3030 0.0000                                                                           | 
|    Q_reg[12]/D               DFF_X1        Rise  0.3030 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[12]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[23]/D 
  
 Path Start Point : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[22]/CK       DFF_X1        Rise  0.1990 0.0010 0.0900          0.949653                                    F             | 
|    regB/out_reg[22]/Q        DFF_X1        Rise  0.3050 0.1060 0.0100 1.41708  1.06234  2.47943           1       100      F             | 
|    regB/out[22]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[23]/D               DFF_X1        Rise  0.3050 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[23]/CK       DFF_X1        Rise  0.2430 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0190 0.2620 | 
| data required time                        |  0.2620        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2620        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Q_reg[27]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770  0.0770 0.0310             6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780  0.0010 0.0310                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980  0.1200 0.0900             10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[26]/CK       DFF_X1        Rise  0.2010  0.0030 0.0900                      0.949653                                    F             | 
|    regB/out_reg[26]/Q        DFF_X1        Rise  0.3050  0.1040 0.0080             0.481955 1.06234  1.5443            1       100      F             | 
|    regB/out[26]                            Rise  0.3050  0.0000                                                                                       | 
|    Q_reg[27]/D               DFF_X1        Rise  0.3040 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[27]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0180 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[29]/D 
  
 Path Start Point : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[28]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[28]/Q        DFF_X1        Rise  0.3040 0.1030 0.0080 0.15317  1.06234  1.21551           1       100      F             | 
|    regB/out[28]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[29]/D               DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[29]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0180 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[3]/D 
  
 Path Start Point : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[2]/Q         DFF_X1        Rise  0.3040 0.1040 0.0080 0.550194 1.06234  1.61254           1       100      F             | 
|    regB/out[2]                             Rise  0.3040 0.0000                                                                           | 
|    Q_reg[3]/D                DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[3]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[14]/D 
  
 Path Start Point : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[13]/CK       DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[13]/Q        DFF_X1        Rise  0.3040 0.1040 0.0080 0.512236 1.06234  1.57458           1       100      F             | 
|    regB/out[13]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[14]/D               DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[14]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[24]/D 
  
 Path Start Point : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770  0.0770 0.0310             6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780  0.0010 0.0310                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980  0.1200 0.0900             10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[23]/CK       DFF_X1        Rise  0.2010  0.0030 0.0900                      0.949653                                    F             | 
|    regB/out_reg[23]/Q        DFF_X1        Rise  0.3060  0.1050 0.0100             1.17766  1.06234  2.24              1       100      F             | 
|    regB/out[23]                            Rise  0.3060  0.0000                                                                                       | 
|    Q_reg[24]/D               DFF_X1        Rise  0.3050 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[24]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0190 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[25]/D 
  
 Path Start Point : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[24]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[24]/Q        DFF_X1        Rise  0.3050 0.1040 0.0080 0.553592 1.06234  1.61593           1       100      F             | 
|    regB/out[24]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[25]/D               DFF_X1        Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[25]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0190 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[31]/D 
  
 Path Start Point : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[30]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[30]/Q        DFF_X1        Rise  0.3050 0.1040 0.0080 0.50455  1.06234  1.56689           1       100      F             | 
|    regB/out[30]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[31]/D               DFF_X1        Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[31]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0190 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Q_reg[32]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[31]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[31]/Q        DFF_X1        Rise  0.3050 0.1040 0.0090 0.687954 1.06234  1.7503            1       100      F             | 
|    regB/out[31]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[32]/D               DFF_X1        Rise  0.3050 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[32]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[32]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0190 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[24]/D 
  
 Path Start Point : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[24]/CK       DFF_X1        Rise  0.2020 0.0010 0.0910          0.949653                                    F             | 
|    regA/out_reg[24]/Q        DFF_X1        Rise  0.3140 0.1120 0.0160 0.907102 4.74091  5.64802           3       100      F             | 
|    regA/out[24]                            Rise  0.3140 0.0000                                                                           | 
|    extended_M_reg[24]/D      DFF_X1        Rise  0.3140 0.0000 0.0160          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A      CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z      CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A      CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z      CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK     CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK    CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A          CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z          CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[24]/CK DFF_X1        Rise  0.2490 0.0030 0.0550          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0210 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to out_reg_reg[54]/D 
  
 Path Start Point : Acc_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : out_reg_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z     CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    clk_gate_Acc_reg/CK  CLKGATETST_X8 Rise  0.0820 0.0050 0.0310          7.95918                                     FA            | 
|    clk_gate_Acc_reg/GCK CLKGATETST_X8 Rise  0.1120 0.0300 0.0070 3.80235  2.48696  6.28931           2       100      FA   K        | 
|    CTS_L3_c139/A        CLKBUF_X3     Rise  0.1130 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c139/Z        CLKBUF_X3     Rise  0.1760 0.0630 0.0490 22.7041  31.6883  54.3924           37      100      F    K        | 
| Data Path:                                                                                                                          | 
|    Acc_reg[54]/CK       DFF_X1        Rise  0.1880 0.0120 0.0500          0.949653                                    F             | 
|    Acc_reg[54]/Q        DFF_X1        Rise  0.2950 0.1070 0.0160 0.93712  4.40409  5.34121           2       100      F             | 
|    out_reg_reg[54]/D    DFF_X1        Rise  0.2950 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_reg_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A         CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z         CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    clk_gate_out_reg_reg/CK  CLKGATETST_X8 Rise  0.0840 0.0050 0.0330          7.95918                                     FA            | 
|    clk_gate_out_reg_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0310 0.0070 5.57903  1.42116  7.00019           1       100      FA   K        | 
|    CTS_L3_c163/A            CLKBUF_X3     Rise  0.1160 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c163/Z            CLKBUF_X3     Rise  0.2040 0.0880 0.0820 31.358   60.7778  92.1358           64      100      F    K        | 
|    out_reg_reg[54]/CK       DFF_X1        Rise  0.2280 0.0240 0.0830          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0220 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.2950        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[21]/D 
  
 Path Start Point : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[20]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[20]/Q        DFF_X1        Rise  0.3040 0.1030 0.0080 0.305969 1.06234  1.36831           1       100      F             | 
|    regB/out[20]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[21]/D               DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[21]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0180 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[15]/D 
  
 Path Start Point : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[14]/CK       DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[14]/Q        DFF_X1        Rise  0.3040 0.1040 0.0090 0.640446 1.06234  1.70279           1       100      F             | 
|    regB/out[14]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[15]/D               DFF_X1        Rise  0.3040 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[15]/CK       DFF_X1        Rise  0.2400 0.0000 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2400 0.2400 | 
| library hold check                        |  0.0190 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[17]/D 
  
 Path Start Point : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[16]/CK       DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[16]/Q        DFF_X1        Rise  0.3040 0.1040 0.0080 0.443534 1.06234  1.50588           1       100      F             | 
|    regB/out[16]                            Rise  0.3040 0.0000                                                                           | 
|    Q_reg[17]/D               DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[17]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0180 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[8]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[7]/Q         DFF_X1        Rise  0.3050 0.1040 0.0090 0.695833 1.06234  1.75818           1       100      F             | 
|    regB/out[7]                             Rise  0.3050 0.0000                                                                           | 
|    Q_reg[8]/D                DFF_X1        Rise  0.3050 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[8]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[28]/D 
  
 Path Start Point : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[27]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[27]/Q        DFF_X1        Rise  0.3050 0.1040 0.0080 0.398495 1.06234  1.46084           1       100      F             | 
|    regB/out[27]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[28]/D               DFF_X1        Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[28]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0180 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[30]/D 
  
 Path Start Point : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[29]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[29]/Q        DFF_X1        Rise  0.3050 0.1040 0.0080 0.461321 1.06234  1.52366           1       100      F             | 
|    regB/out[29]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[30]/D               DFF_X1        Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[30]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0180 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[6]/D 
  
 Path Start Point : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[5]/Q         DFF_X1        Rise  0.3050 0.1050 0.0090 0.79236  1.06234  1.8547            1       100      F             | 
|    regB/out[5]                             Rise  0.3050 0.0000                                                                           | 
|    Q_reg[6]/D                DFF_X1        Rise  0.3050 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[6]/CK        DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[13]/D 
  
 Path Start Point : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[12]/CK       DFF_X1        Rise  0.2000 0.0020 0.0900          0.949653                                    F             | 
|    regB/out_reg[12]/Q        DFF_X1        Rise  0.3050 0.1050 0.0090 0.853336 1.06234  1.91568           1       100      F             | 
|    regB/out[12]                            Rise  0.3050 0.0000                                                                           | 
|    Q_reg[13]/D               DFF_X1        Rise  0.3050 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[13]/CK       DFF_X1        Rise  0.2410 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0190 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Q_reg[26]/D 
  
 Path Start Point : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regB/clk_CTSPP_2                        Rise  0.0770 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0780 0.0010 0.0310          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.1980 0.1200 0.0900 10.4066  27.4061  37.8127           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[25]/CK       DFF_X1        Rise  0.2010 0.0030 0.0900          0.949653                                    F             | 
|    regB/out_reg[25]/Q        DFF_X1        Rise  0.3060 0.1050 0.0090 0.82369  1.06234  1.88603           1       100      F             | 
|    regB/out[25]                            Rise  0.3060 0.0000                                                                           | 
|    Q_reg[26]/D               DFF_X1        Rise  0.3060 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A   CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z   CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A   CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z   CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c98/A       CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c98/Z       CLKBUF_X3     Rise  0.2400 0.0730 0.0490 16.0481  42.7344  58.7825           45      100      F    K        | 
|    Q_reg[26]/CK       DFF_X1        Rise  0.2420 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0190 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3060        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[2]/D 
  
 Path Start Point : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.2040 0.0030 0.0910          0.949653                                    F             | 
|    regA/out_reg[2]/Q         DFF_X1        Rise  0.3140 0.1100 0.0140 1.29911  3.35646  4.65557           3       100      F             | 
|    regA/out[2]                             Rise  0.3140 0.0000                                                                           | 
|    extended_M_reg[2]/D       DFF_X1        Rise  0.3140 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z     CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A     CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z     CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A         CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z         CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[2]/CK DFF_X1        Rise  0.2480 0.0020 0.0550          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0210 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[6]/D 
  
 Path Start Point : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.2040 0.0030 0.0910          0.949653                                    F             | 
|    regA/out_reg[6]/Q         DFF_X1        Rise  0.3140 0.1100 0.0140 1.14028  3.47676  4.61704           3       100      F             | 
|    regA/out[6]                             Rise  0.3140 0.0000                                                                           | 
|    extended_M_reg[6]/D       DFF_X1        Rise  0.3140 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z     CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A     CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z     CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A         CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z         CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[6]/CK DFF_X1        Rise  0.2480 0.0020 0.0550          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0210 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to extended_M_reg[25]/D 
  
 Path Start Point : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : extended_M_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.304268 1.24879  1.55306           1       100      c    K        | 
|    CTS_L1_c1_c208/A          CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z          CLKBUF_X3     Rise  0.0770 0.0770 0.0310 6.36398  25.6467  32.0107           6       100      F    K        | 
|    regA/clk_CTSPP_1                        Rise  0.0770 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0800 0.0030 0.0310          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.2010 0.1210 0.0910 10.8828  27.4061  38.2889           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[25]/CK       DFF_X1        Rise  0.2020 0.0010 0.0910          0.949653                                    F             | 
|    regA/out_reg[25]/Q        DFF_X1        Rise  0.3150 0.1130 0.0170 1.31696  4.73756  6.05451           3       100      F             | 
|    regA/out[25]                            Rise  0.3150 0.0000                                                                           | 
|    extended_M_reg[25]/D      DFF_X1        Rise  0.3150 0.0000 0.0170          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to extended_M_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 0.304268 1.42116  1.72543           1       100      c    K        | 
|    CTS_L1_c1_c208/A      CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c1_c208/Z      CLKBUF_X3     Rise  0.0790 0.0790 0.0330 6.36398  28.2818  34.6457           6       100      F    K        | 
|    CTS_L2_c2_c207/A      CLKBUF_X1     Rise  0.0830 0.0040 0.0330          0.77983                                     F             | 
|    CTS_L2_c2_c207/Z      CLKBUF_X1     Rise  0.1380 0.0550 0.0230 0.49304  7.95918  8.45222           1       100      F    K        | 
|    clk_gate_Q_reg/CK     CLKGATETST_X8 Rise  0.1380 0.0000 0.0230          7.95918                                     FA            | 
|    clk_gate_Q_reg/GCK    CLKGATETST_X8 Rise  0.1670 0.0290 0.0060 3.02806  2.84232  5.87039           2       100      FA   K        | 
|    CTS_L4_c99/A          CLKBUF_X3     Rise  0.1670 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c99/Z          CLKBUF_X3     Rise  0.2460 0.0790 0.0550 19.0438  47.4827  66.5265           50      100      F    K        | 
|    extended_M_reg[25]/CK DFF_X1        Rise  0.2480 0.0020 0.0550          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0220 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1690M, PVMEM - 1843M)
