<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_171/sim/out_fifo_fifo_171_onw3uty.v"
   type="VERILOG"
   library="out_fifo_fifo_171" />
 <file path="sim/out_fifo.v" type="VERILOG" hasInlineConfiguration="true" />
 <topLevel name="out_fifo" />
 <deviceFamily name="arria10" />
</simPackage>
