digraph "CFG for '_Z2fwPfPiii' function" {
	label="CFG for '_Z2fwPfPiii' function";

	Node0x5f55a50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = bitcast i8 addrspace(4)* %7 to \<2 x i16\> addrspace(4)*\l  %12 = load \<2 x i16\>, \<2 x i16\> addrspace(4)* %11, align 4, !invariant.load\l... !5\l  %13 = zext \<2 x i16\> %12 to \<2 x i32\>\l  %14 = insertelement \<2 x i32\> poison, i32 %6, i64 0\l  %15 = insertelement \<2 x i32\> %14, i32 %9, i64 1\l  %16 = mul \<2 x i32\> %15, %13\l  %17 = insertelement \<2 x i32\> poison, i32 %8, i64 0\l  %18 = insertelement \<2 x i32\> %17, i32 %10, i64 1\l  %19 = add \<2 x i32\> %16, %18\l  %20 = shufflevector \<2 x i32\> %19, \<2 x i32\> poison, \<4 x i32\> \<i32 0, i32\l... 1, i32 1, i32 0\>\l  %21 = extractelement \<2 x i32\> %19, i64 0\l  %22 = icmp slt i32 %21, %3\l  %23 = extractelement \<2 x i32\> %19, i64 1\l  %24 = icmp slt i32 %23, %3\l  %25 = select i1 %22, i1 %24, i1 false\l  br i1 %25, label %26, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5f55a50:s0 -> Node0x5f59490;
	Node0x5f55a50:s1 -> Node0x5f59520;
	Node0x5f59490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %23, %3\l  %28 = add nsw i32 %27, %2\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !6,\l... !amdgpu.noclobber !5\l  %32 = mul nsw i32 %3, %2\l  %33 = add nsw i32 %21, %32\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !6,\l... !amdgpu.noclobber !5\l  %37 = fadd contract float %31, %36\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %29\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  %40 = sitofp i32 %39 to float\l  %41 = fptosi float %40 to i32\l  br label %42\l}"];
	Node0x5f59490 -> Node0x5f59520;
	Node0x5f59520 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  %43 = phi float [ %37, %26 ], [ undef, %4 ]\l  %44 = phi i32 [ %41, %26 ], [ undef, %4 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %45 = insertelement \<4 x i32\> \<i32 poison, i32 poison, i32 0, i32 0\>, i32\l... %3, i64 0\l  %46 = insertelement \<4 x i32\> %45, i32 %3, i64 1\l  %47 = icmp sgt \<4 x i32\> %20, %46\l  %48 = icmp eq \<4 x i32\> %20, %46\l  %49 = shufflevector \<4 x i1\> %47, \<4 x i1\> %48, \<4 x i32\> \<i32 0, i32 1, i32\l... 6, i32 7\>\l  %50 = freeze \<4 x i1\> %49\l  %51 = bitcast \<4 x i1\> %50 to i4\l  %52 = icmp eq i4 %51, 0\l  br i1 %52, label %53, label %62\l|{<s0>T|<s1>F}}"];
	Node0x5f59520:s0 -> Node0x5f5c3b0;
	Node0x5f59520:s1 -> Node0x5f5c440;
	Node0x5f5c3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%53:\l53:                                               \l  %54 = mul nsw i32 %23, %3\l  %55 = add nsw i32 %54, %21\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %0, i64 %56\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !6,\l... !amdgpu.noclobber !5\l  %59 = fcmp contract olt float %43, %58\l  br i1 %59, label %60, label %62\l|{<s0>T|<s1>F}}"];
	Node0x5f5c3b0:s0 -> Node0x5f5c920;
	Node0x5f5c3b0:s1 -> Node0x5f5c440;
	Node0x5f5c920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%60:\l60:                                               \l  store float %43, float addrspace(1)* %57, align 4, !tbaa !6\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %56\l  store i32 %44, i32 addrspace(1)* %61, align 4, !tbaa !10\l  br label %62\l}"];
	Node0x5f5c920 -> Node0x5f5c440;
	Node0x5f5c440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  ret void\l}"];
}
