// Seed: 3698013769
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5
);
  wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri   id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3
  );
  always @(posedge 1 == -1) begin : LABEL_0
    if (1) id_1 <= 1;
    else begin : LABEL_1
      $unsigned(25);
      ;
    end
  end
endmodule
