
*** Running vivado
    with args -log flopr_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source flopr_top.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source flopr_top.tcl -notrace
Command: synth_design -top flopr_top -part xc7a15tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13764 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 462.961 ; gain = 164.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'flopr_top' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:23]
INFO: [Synth 8-3491] module 'flop_ar_sv' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_ar.sv:1' bound to instance 'SV_asynchronous_reset' of component 'flop_ar_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:95]
INFO: [Synth 8-6157] synthesizing module 'flop_ar_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_ar.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flop_ar_sv' (1#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_ar.sv:1]
INFO: [Synth 8-3491] module 'flopr_sr_sv' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_sr.sv:1' bound to instance 'SV_synchronous_reset' of component 'flopr_sr_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'flopr_sr_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_sr.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flopr_sr_sv' (2#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flop_sr.sv:1]
INFO: [Synth 8-3491] module 'flop_ar_v' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.v:1' bound to instance 'V_asynchronous_reset' of component 'flop_ar_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:114]
INFO: [Synth 8-6157] synthesizing module 'flop_ar_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flop_ar_v' (3#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.v:1]
INFO: [Synth 8-3491] module 'flopr_sr_v' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.v:1' bound to instance 'V_synchronous_reset' of component 'flopr_sr_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'flopr_sr_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flopr_sr_v' (4#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.v:1]
INFO: [Synth 8-3491] module 'flop_ar_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.vhd:2' bound to instance 'VHDL_asynchronous_reset' of component 'flop_ar_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flop_ar_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'flop_ar_vhd' (5#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.vhd:12]
INFO: [Synth 8-3491] module 'flopr_sr_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.vhd:2' bound to instance 'VHDL_synchronous_reset' of component 'flopr_sr_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'flopr_sr_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'flopr_sr_vhd' (6#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'flopr_top' (7#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 526.828 ; gain = 228.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 526.828 ; gain = 228.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 526.828 ; gain = 228.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 526.828 ; gain = 228.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flop_ar_sv 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flopr_sr_sv 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flop_ar_v 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flopr_sr_v 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flop_ar_vhd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module flopr_sr_vhd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'V_asynchronous_reset/q_reg[3:0]' into 'SV_asynchronous_reset/q_reg[3:0]' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.v:11]
INFO: [Synth 8-4471] merging register 'V_synchronous_reset/q_reg[3:0]' into 'SV_synchronous_reset/q_reg[3:0]' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.v:11]
INFO: [Synth 8-4471] merging register 'VHDL_asynchronous_reset/q_reg[3:0]' into 'SV_asynchronous_reset/q_reg[3:0]' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.vhd:18]
INFO: [Synth 8-4471] merging register 'VHDL_synchronous_reset/q_reg[3:0]' into 'SV_synchronous_reset/q_reg[3:0]' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.vhd:19]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |     4|
|3     |FDRE |     4|
|4     |IBUF |     6|
|5     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+------------+------+
|      |Instance                |Module      |Cells |
+------+------------------------+------------+------+
|1     |top                     |            |    39|
|2     |  SV_asynchronous_reset |flop_ar_sv  |     4|
|3     |  SV_synchronous_reset  |flopr_sr_sv |     4|
+------+------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.699 ; gain = 356.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 763.895 ; gain = 465.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.runs/synth_1/flopr_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file flopr_top_utilization_synth.rpt -pb flopr_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 07:08:33 2020...
