vhdtdtfi -lib work D:/301/Lab6/lab6/alu16.v -lang verilog -prj lab6 -o alu16.spl -module alu16 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 alu16.spl D:/301/Lab6/lab6/alu16.sym 
vhdtdtfi -lib work D:/301/Lab6/lab6/alu16.v -lang verilog -prj lab6 -o alu16.spl -module alu16 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 alu16.spl D:/301/Lab6/lab6/alu16.sym 
