module rejestr_wejsc(
input [7:0] in0,
input [7:0] in1,
input [7:0] in2,
input [7:0] in3,
input [7:0] in4,
input [7:0] in5,
input [7:0] in6,
input [7:0] in7,
input clk,
input ce,
output reg [7:0] out0,
output reg [7:0] out1,
output reg [7:0] out2,
output reg [7:0] out3,
output reg [7:0] out4,
output reg [7:0] out5,
output reg [7:0] out6,
output reg [7:0] out7
);

always @(negedge clk)
begin
	if(ce)
	begin
		rf_out <= rf_in;
	end
	else
	begin
		rf_out <= rf_out;
	end
end

endmodule