
TrafficLight_Project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004108  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08004214  08004214  00014214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004324  08004324  000200f4  2**0
                  CONTENTS
  4 .ARM          00000000  08004324  08004324  000200f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004324  08004324  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004324  08004324  00014324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004328  08004328  00014328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  0800432c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200000f4  08004420  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08004420  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016bf5  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ebb  00000000  00000000  00036d12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  00039bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ec0  00000000  00000000  0003abb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a06c  00000000  00000000  0003ba78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000158be  00000000  00000000  00055ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dabd  00000000  00000000  0006b3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f8e5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044ec  00000000  00000000  000f8eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f4 	.word	0x200000f4
 8000128:	00000000 	.word	0x00000000
 800012c:	080041fc 	.word	0x080041fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f8 	.word	0x200000f8
 8000148:	080041fc 	.word	0x080041fc

0800014c <read_button_pin>:
static uint8_t flag_btn_hold_fast_tick[NUM_BUTTONS] = {0};

static GPIO_TypeDef* BTN_PORT[NUM_BUTTONS] = {BTN_MODE_Port, BTN_UP_Port, BTN_DOWN_Port, BTN_ER_Port};
static uint16_t BTN_PIN[NUM_BUTTONS] = {BTN_MODE_Pin, BTN_UP_Pin, BTN_DOWN_Pin, BTN_ER_Pin};

static int read_button_pin(int index) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    return HAL_GPIO_ReadPin(BTN_PORT[index], BTN_PIN[index]);
 8000154:	4a08      	ldr	r2, [pc, #32]	; (8000178 <read_button_pin+0x2c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800015c:	4907      	ldr	r1, [pc, #28]	; (800017c <read_button_pin+0x30>)
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000164:	4619      	mov	r1, r3
 8000166:	4610      	mov	r0, r2
 8000168:	f001 fdf8 	bl	8001d5c <HAL_GPIO_ReadPin>
 800016c:	4603      	mov	r3, r0
}
 800016e:	4618      	mov	r0, r3
 8000170:	3708      	adds	r7, #8
 8000172:	46bd      	mov	sp, r7
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	20000040 	.word	0x20000040
 800017c:	20000050 	.word	0x20000050

08000180 <button_is_pressed>:

uint8_t button_is_pressed(uint8_t index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	4603      	mov	r3, r0
 8000188:	71fb      	strb	r3, [r7, #7]
    if (flag_btn_press[index] == 1) {
 800018a:	79fb      	ldrb	r3, [r7, #7]
 800018c:	4a07      	ldr	r2, [pc, #28]	; (80001ac <button_is_pressed+0x2c>)
 800018e:	5cd3      	ldrb	r3, [r2, r3]
 8000190:	2b01      	cmp	r3, #1
 8000192:	d105      	bne.n	80001a0 <button_is_pressed+0x20>
        flag_btn_press[index] = 0;
 8000194:	79fb      	ldrb	r3, [r7, #7]
 8000196:	4a05      	ldr	r2, [pc, #20]	; (80001ac <button_is_pressed+0x2c>)
 8000198:	2100      	movs	r1, #0
 800019a:	54d1      	strb	r1, [r2, r3]
        return 1;
 800019c:	2301      	movs	r3, #1
 800019e:	e000      	b.n	80001a2 <button_is_pressed+0x22>
    }
    return 0;
 80001a0:	2300      	movs	r3, #0
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	20000120 	.word	0x20000120

080001b0 <button_is_hold_1s>:

uint8_t button_is_hold_1s(uint8_t index) {
 80001b0:	b480      	push	{r7}
 80001b2:	b083      	sub	sp, #12
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
    if (flag_btn_hold_1s[index] == 1) {
 80001ba:	79fb      	ldrb	r3, [r7, #7]
 80001bc:	4a07      	ldr	r2, [pc, #28]	; (80001dc <button_is_hold_1s+0x2c>)
 80001be:	5cd3      	ldrb	r3, [r2, r3]
 80001c0:	2b01      	cmp	r3, #1
 80001c2:	d105      	bne.n	80001d0 <button_is_hold_1s+0x20>
        flag_btn_hold_1s[index] = 0;
 80001c4:	79fb      	ldrb	r3, [r7, #7]
 80001c6:	4a05      	ldr	r2, [pc, #20]	; (80001dc <button_is_hold_1s+0x2c>)
 80001c8:	2100      	movs	r1, #0
 80001ca:	54d1      	strb	r1, [r2, r3]
        return 1;
 80001cc:	2301      	movs	r3, #1
 80001ce:	e000      	b.n	80001d2 <button_is_hold_1s+0x22>
    }
    return 0;
 80001d0:	2300      	movs	r3, #0
}
 80001d2:	4618      	mov	r0, r3
 80001d4:	370c      	adds	r7, #12
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bc80      	pop	{r7}
 80001da:	4770      	bx	lr
 80001dc:	20000124 	.word	0x20000124

080001e0 <button_is_hold_fast_tick>:

uint8_t button_is_hold_fast_tick(uint8_t index) {
 80001e0:	b480      	push	{r7}
 80001e2:	b083      	sub	sp, #12
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	4603      	mov	r3, r0
 80001e8:	71fb      	strb	r3, [r7, #7]
    if (flag_btn_hold_fast_tick[index] == 1) {
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	4a07      	ldr	r2, [pc, #28]	; (800020c <button_is_hold_fast_tick+0x2c>)
 80001ee:	5cd3      	ldrb	r3, [r2, r3]
 80001f0:	2b01      	cmp	r3, #1
 80001f2:	d105      	bne.n	8000200 <button_is_hold_fast_tick+0x20>
        flag_btn_hold_fast_tick[index] = 0;
 80001f4:	79fb      	ldrb	r3, [r7, #7]
 80001f6:	4a05      	ldr	r2, [pc, #20]	; (800020c <button_is_hold_fast_tick+0x2c>)
 80001f8:	2100      	movs	r1, #0
 80001fa:	54d1      	strb	r1, [r2, r3]
        return 1;
 80001fc:	2301      	movs	r3, #1
 80001fe:	e000      	b.n	8000202 <button_is_hold_fast_tick+0x22>
    }
    return 0;
 8000200:	2300      	movs	r3, #0
}
 8000202:	4618      	mov	r0, r3
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000128 	.word	0x20000128

08000210 <GetKeyInput>:

void GetKeyInput(void) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_BUTTONS; i++) {
 8000216:	2300      	movs	r3, #0
 8000218:	607b      	str	r3, [r7, #4]
 800021a:	e09b      	b.n	8000354 <GetKeyInput+0x144>
        key_reg0[i] = key_reg1[i];
 800021c:	4a52      	ldr	r2, [pc, #328]	; (8000368 <GetKeyInput+0x158>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000224:	4951      	ldr	r1, [pc, #324]	; (800036c <GetKeyInput+0x15c>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        key_reg1[i] = key_reg2[i];
 800022c:	4a50      	ldr	r2, [pc, #320]	; (8000370 <GetKeyInput+0x160>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	494c      	ldr	r1, [pc, #304]	; (8000368 <GetKeyInput+0x158>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        key_reg2[i] = read_button_pin(i);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f7ff ff85 	bl	800014c <read_button_pin>
 8000242:	4602      	mov	r2, r0
 8000244:	494a      	ldr	r1, [pc, #296]	; (8000370 <GetKeyInput+0x160>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if ((key_reg0[i] == key_reg1[i]) && (key_reg1[i] == key_reg2[i])) {
 800024c:	4a47      	ldr	r2, [pc, #284]	; (800036c <GetKeyInput+0x15c>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000254:	4944      	ldr	r1, [pc, #272]	; (8000368 <GetKeyInput+0x158>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800025c:	429a      	cmp	r2, r3
 800025e:	d176      	bne.n	800034e <GetKeyInput+0x13e>
 8000260:	4a41      	ldr	r2, [pc, #260]	; (8000368 <GetKeyInput+0x158>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000268:	4941      	ldr	r1, [pc, #260]	; (8000370 <GetKeyInput+0x160>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000270:	429a      	cmp	r2, r3
 8000272:	d16c      	bne.n	800034e <GetKeyInput+0x13e>
            if (button_state[i] != key_reg2[i]) {
 8000274:	4a3f      	ldr	r2, [pc, #252]	; (8000374 <GetKeyInput+0x164>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800027c:	493c      	ldr	r1, [pc, #240]	; (8000370 <GetKeyInput+0x160>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000284:	429a      	cmp	r2, r3
 8000286:	d029      	beq.n	80002dc <GetKeyInput+0xcc>
                button_state[i] = key_reg2[i];
 8000288:	4a39      	ldr	r2, [pc, #228]	; (8000370 <GetKeyInput+0x160>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000290:	4938      	ldr	r1, [pc, #224]	; (8000374 <GetKeyInput+0x164>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (button_state[i] == BUTTON_IS_PRESSED) {
 8000298:	4a36      	ldr	r2, [pc, #216]	; (8000374 <GetKeyInput+0x164>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d105      	bne.n	80002b0 <GetKeyInput+0xa0>
                    // Bắt đầu nhấn: Reset counter, chưa set cờ Press vội
                    counter_for_hold[i] = 0;
 80002a4:	4a34      	ldr	r2, [pc, #208]	; (8000378 <GetKeyInput+0x168>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2100      	movs	r1, #0
 80002aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002ae:	e04e      	b.n	800034e <GetKeyInput+0x13e>
                } else {
                    // Nút được thả ra (Release)
                    // Nếu thời gian giữ < 1s thì đây là nhấn ngắn (Short Press)
                    if (counter_for_hold[i] < TICKS_FOR_1S_HOLD) {
 80002b0:	4a31      	ldr	r2, [pc, #196]	; (8000378 <GetKeyInput+0x168>)
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b8:	2b63      	cmp	r3, #99	; 0x63
 80002ba:	dc04      	bgt.n	80002c6 <GetKeyInput+0xb6>
                        flag_btn_press[i] = 1;
 80002bc:	4a2f      	ldr	r2, [pc, #188]	; (800037c <GetKeyInput+0x16c>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	4413      	add	r3, r2
 80002c2:	2201      	movs	r2, #1
 80002c4:	701a      	strb	r2, [r3, #0]
                    }
                    // Reset các cờ giữ
                    flag_btn_hold_1s[i] = 0;
 80002c6:	4a2e      	ldr	r2, [pc, #184]	; (8000380 <GetKeyInput+0x170>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	4413      	add	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	701a      	strb	r2, [r3, #0]
                    flag_btn_hold_fast_tick[i] = 0;
 80002d0:	4a2c      	ldr	r2, [pc, #176]	; (8000384 <GetKeyInput+0x174>)
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	4413      	add	r3, r2
 80002d6:	2200      	movs	r2, #0
 80002d8:	701a      	strb	r2, [r3, #0]
 80002da:	e038      	b.n	800034e <GetKeyInput+0x13e>
                }
            } else {
                // Đang giữ nút
                if (button_state[i] == BUTTON_IS_PRESSED) {
 80002dc:	4a25      	ldr	r2, [pc, #148]	; (8000374 <GetKeyInput+0x164>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d132      	bne.n	800034e <GetKeyInput+0x13e>
                    counter_for_hold[i]++;
 80002e8:	4a23      	ldr	r2, [pc, #140]	; (8000378 <GetKeyInput+0x168>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f0:	1c5a      	adds	r2, r3, #1
 80002f2:	4921      	ldr	r1, [pc, #132]	; (8000378 <GetKeyInput+0x168>)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    if (counter_for_hold[i] == TICKS_FOR_1S_HOLD) {
 80002fa:	4a1f      	ldr	r2, [pc, #124]	; (8000378 <GetKeyInput+0x168>)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000302:	2b64      	cmp	r3, #100	; 0x64
 8000304:	d105      	bne.n	8000312 <GetKeyInput+0x102>
                        flag_btn_hold_1s[i] = 1; // Đạt mốc 1s
 8000306:	4a1e      	ldr	r2, [pc, #120]	; (8000380 <GetKeyInput+0x170>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4413      	add	r3, r2
 800030c:	2201      	movs	r2, #1
 800030e:	701a      	strb	r2, [r3, #0]
 8000310:	e01d      	b.n	800034e <GetKeyInput+0x13e>
                    } else if (counter_for_hold[i] > TICKS_FOR_1S_HOLD) {
 8000312:	4a19      	ldr	r2, [pc, #100]	; (8000378 <GetKeyInput+0x168>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800031a:	2b64      	cmp	r3, #100	; 0x64
 800031c:	dd17      	ble.n	800034e <GetKeyInput+0x13e>
                        // Sau 1s, cứ mỗi khoảng thời gian (FAST_TICK) lại kích hoạt cờ fast
                        if ((counter_for_hold[i] - TICKS_FOR_1S_HOLD) % TICKS_FOR_FAST_TICK == 0) {
 800031e:	4a16      	ldr	r2, [pc, #88]	; (8000378 <GetKeyInput+0x168>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000326:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <GetKeyInput+0x178>)
 800032c:	fb83 2301 	smull	r2, r3, r3, r1
 8000330:	10da      	asrs	r2, r3, #3
 8000332:	17cb      	asrs	r3, r1, #31
 8000334:	1ad2      	subs	r2, r2, r3
 8000336:	4613      	mov	r3, r2
 8000338:	009b      	lsls	r3, r3, #2
 800033a:	4413      	add	r3, r2
 800033c:	009b      	lsls	r3, r3, #2
 800033e:	1aca      	subs	r2, r1, r3
 8000340:	2a00      	cmp	r2, #0
 8000342:	d104      	bne.n	800034e <GetKeyInput+0x13e>
                            flag_btn_hold_fast_tick[i] = 1;
 8000344:	4a0f      	ldr	r2, [pc, #60]	; (8000384 <GetKeyInput+0x174>)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	4413      	add	r3, r2
 800034a:	2201      	movs	r2, #1
 800034c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_BUTTONS; i++) {
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	3301      	adds	r3, #1
 8000352:	607b      	str	r3, [r7, #4]
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b03      	cmp	r3, #3
 8000358:	f77f af60 	ble.w	800021c <GetKeyInput+0xc>
                    }
                }
            }
        }
    }
}
 800035c:	bf00      	nop
 800035e:	bf00      	nop
 8000360:	3708      	adds	r7, #8
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	20000020 	.word	0x20000020
 800036c:	20000010 	.word	0x20000010
 8000370:	20000030 	.word	0x20000030
 8000374:	20000000 	.word	0x20000000
 8000378:	20000110 	.word	0x20000110
 800037c:	20000120 	.word	0x20000120
 8000380:	20000124 	.word	0x20000124
 8000384:	20000128 	.word	0x20000128
 8000388:	66666667 	.word	0x66666667

0800038c <FSM_AUTO_RUN>:
#include "FSM_AUTO.h"
#include "GLOBAL.h"
#include "STATUS_LIGHT.h"
#include "BUTTON.h"

void FSM_AUTO_RUN() {
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
    switch (fsm_auto_state) {
 8000390:	4b67      	ldr	r3, [pc, #412]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	3b0a      	subs	r3, #10
 8000396:	2b03      	cmp	r3, #3
 8000398:	d87e      	bhi.n	8000498 <FSM_AUTO_RUN+0x10c>
 800039a:	a201      	add	r2, pc, #4	; (adr r2, 80003a0 <FSM_AUTO_RUN+0x14>)
 800039c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a0:	080003b1 	.word	0x080003b1
 80003a4:	080003e7 	.word	0x080003e7
 80003a8:	08000425 	.word	0x08000425
 80003ac:	0800045b 	.word	0x0800045b
        case STATE_RED1_GREEN2:
            setTrafficLight(STATE_RED1_GREEN2);
 80003b0:	200a      	movs	r0, #10
 80003b2:	f000 fdc5 	bl	8000f40 <setTrafficLight>
            if (getTimerFlag(TIMER_FSM_AUTO) == 1) {
 80003b6:	2001      	movs	r0, #1
 80003b8:	f000 fd5c 	bl	8000e74 <getTimerFlag>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d16e      	bne.n	80004a0 <FSM_AUTO_RUN+0x114>
                fsm_auto_state = STATE_RED1_YELLOW2;
 80003c2:	4b5b      	ldr	r3, [pc, #364]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 80003c4:	220b      	movs	r2, #11
 80003c6:	601a      	str	r2, [r3, #0]
                setTimer(TIMER_FSM_AUTO, time_yellow * 1000);
 80003c8:	4b5a      	ldr	r3, [pc, #360]	; (8000534 <FSM_AUTO_RUN+0x1a8>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003d0:	fb02 f303 	mul.w	r3, r2, r3
 80003d4:	4619      	mov	r1, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 fcfc 	bl	8000dd4 <setTimer>
                remaining_time_road2 = time_yellow;
 80003dc:	4b55      	ldr	r3, [pc, #340]	; (8000534 <FSM_AUTO_RUN+0x1a8>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a55      	ldr	r2, [pc, #340]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 80003e2:	6013      	str	r3, [r2, #0]
            }
            break;
 80003e4:	e05c      	b.n	80004a0 <FSM_AUTO_RUN+0x114>

        case STATE_RED1_YELLOW2:
            setTrafficLight(STATE_RED1_YELLOW2);
 80003e6:	200b      	movs	r0, #11
 80003e8:	f000 fdaa 	bl	8000f40 <setTrafficLight>
            if (getTimerFlag(TIMER_FSM_AUTO) == 1) {
 80003ec:	2001      	movs	r0, #1
 80003ee:	f000 fd41 	bl	8000e74 <getTimerFlag>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d155      	bne.n	80004a4 <FSM_AUTO_RUN+0x118>
                fsm_auto_state = STATE_GREEN1_RED2;
 80003f8:	4b4d      	ldr	r3, [pc, #308]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 80003fa:	220c      	movs	r2, #12
 80003fc:	601a      	str	r2, [r3, #0]
                setTimer(TIMER_FSM_AUTO, time_green * 1000);
 80003fe:	4b4f      	ldr	r3, [pc, #316]	; (800053c <FSM_AUTO_RUN+0x1b0>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000406:	fb02 f303 	mul.w	r3, r2, r3
 800040a:	4619      	mov	r1, r3
 800040c:	2001      	movs	r0, #1
 800040e:	f000 fce1 	bl	8000dd4 <setTimer>
                remaining_time_road1 = time_green;
 8000412:	4b4a      	ldr	r3, [pc, #296]	; (800053c <FSM_AUTO_RUN+0x1b0>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4a4a      	ldr	r2, [pc, #296]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 8000418:	6013      	str	r3, [r2, #0]
                remaining_time_road2 = time_red;
 800041a:	4b4a      	ldr	r3, [pc, #296]	; (8000544 <FSM_AUTO_RUN+0x1b8>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a46      	ldr	r2, [pc, #280]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 8000420:	6013      	str	r3, [r2, #0]
            }
            break;
 8000422:	e03f      	b.n	80004a4 <FSM_AUTO_RUN+0x118>

        case STATE_GREEN1_RED2:
            setTrafficLight(STATE_GREEN1_RED2);
 8000424:	200c      	movs	r0, #12
 8000426:	f000 fd8b 	bl	8000f40 <setTrafficLight>
            if (getTimerFlag(TIMER_FSM_AUTO) == 1) {
 800042a:	2001      	movs	r0, #1
 800042c:	f000 fd22 	bl	8000e74 <getTimerFlag>
 8000430:	4603      	mov	r3, r0
 8000432:	2b01      	cmp	r3, #1
 8000434:	d138      	bne.n	80004a8 <FSM_AUTO_RUN+0x11c>
                fsm_auto_state = STATE_YELLOW1_RED2;
 8000436:	4b3e      	ldr	r3, [pc, #248]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 8000438:	220d      	movs	r2, #13
 800043a:	601a      	str	r2, [r3, #0]
                setTimer(TIMER_FSM_AUTO, time_yellow * 1000);
 800043c:	4b3d      	ldr	r3, [pc, #244]	; (8000534 <FSM_AUTO_RUN+0x1a8>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000444:	fb02 f303 	mul.w	r3, r2, r3
 8000448:	4619      	mov	r1, r3
 800044a:	2001      	movs	r0, #1
 800044c:	f000 fcc2 	bl	8000dd4 <setTimer>
                remaining_time_road1 = time_yellow;
 8000450:	4b38      	ldr	r3, [pc, #224]	; (8000534 <FSM_AUTO_RUN+0x1a8>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a3a      	ldr	r2, [pc, #232]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 8000456:	6013      	str	r3, [r2, #0]
            }
            break;
 8000458:	e026      	b.n	80004a8 <FSM_AUTO_RUN+0x11c>

        case STATE_YELLOW1_RED2:
            setTrafficLight(STATE_YELLOW1_RED2);
 800045a:	200d      	movs	r0, #13
 800045c:	f000 fd70 	bl	8000f40 <setTrafficLight>
            if (getTimerFlag(TIMER_FSM_AUTO) == 1) {
 8000460:	2001      	movs	r0, #1
 8000462:	f000 fd07 	bl	8000e74 <getTimerFlag>
 8000466:	4603      	mov	r3, r0
 8000468:	2b01      	cmp	r3, #1
 800046a:	d11f      	bne.n	80004ac <FSM_AUTO_RUN+0x120>
                fsm_auto_state = STATE_RED1_GREEN2;
 800046c:	4b30      	ldr	r3, [pc, #192]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 800046e:	220a      	movs	r2, #10
 8000470:	601a      	str	r2, [r3, #0]
                setTimer(TIMER_FSM_AUTO, time_green * 1000);
 8000472:	4b32      	ldr	r3, [pc, #200]	; (800053c <FSM_AUTO_RUN+0x1b0>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800047a:	fb02 f303 	mul.w	r3, r2, r3
 800047e:	4619      	mov	r1, r3
 8000480:	2001      	movs	r0, #1
 8000482:	f000 fca7 	bl	8000dd4 <setTimer>
                remaining_time_road1 = time_red;
 8000486:	4b2f      	ldr	r3, [pc, #188]	; (8000544 <FSM_AUTO_RUN+0x1b8>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a2d      	ldr	r2, [pc, #180]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 800048c:	6013      	str	r3, [r2, #0]
                remaining_time_road2 = time_green;
 800048e:	4b2b      	ldr	r3, [pc, #172]	; (800053c <FSM_AUTO_RUN+0x1b0>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a29      	ldr	r2, [pc, #164]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 8000494:	6013      	str	r3, [r2, #0]
            }
            break;
 8000496:	e009      	b.n	80004ac <FSM_AUTO_RUN+0x120>

        default:
            fsm_auto_state = STATE_RED1_GREEN2;
 8000498:	4b25      	ldr	r3, [pc, #148]	; (8000530 <FSM_AUTO_RUN+0x1a4>)
 800049a:	220a      	movs	r2, #10
 800049c:	601a      	str	r2, [r3, #0]
            break;
 800049e:	e006      	b.n	80004ae <FSM_AUTO_RUN+0x122>
            break;
 80004a0:	bf00      	nop
 80004a2:	e004      	b.n	80004ae <FSM_AUTO_RUN+0x122>
            break;
 80004a4:	bf00      	nop
 80004a6:	e002      	b.n	80004ae <FSM_AUTO_RUN+0x122>
            break;
 80004a8:	bf00      	nop
 80004aa:	e000      	b.n	80004ae <FSM_AUTO_RUN+0x122>
            break;
 80004ac:	bf00      	nop
    }

    // Đếm ngược thời gian hiển thị
    if (getTimerFlag(TIMER_1SEC_DISPLAY) == 1) {
 80004ae:	2000      	movs	r0, #0
 80004b0:	f000 fce0 	bl	8000e74 <getTimerFlag>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d11c      	bne.n	80004f4 <FSM_AUTO_RUN+0x168>
        setTimer(TIMER_1SEC_DISPLAY, 1000);
 80004ba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004be:	2000      	movs	r0, #0
 80004c0:	f000 fc88 	bl	8000dd4 <setTimer>
        remaining_time_road1--;
 80004c4:	4b1e      	ldr	r3, [pc, #120]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	3b01      	subs	r3, #1
 80004ca:	4a1d      	ldr	r2, [pc, #116]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 80004cc:	6013      	str	r3, [r2, #0]
        remaining_time_road2--;
 80004ce:	4b1a      	ldr	r3, [pc, #104]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3b01      	subs	r3, #1
 80004d4:	4a18      	ldr	r2, [pc, #96]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 80004d6:	6013      	str	r3, [r2, #0]
        if(remaining_time_road1 <= 0) remaining_time_road1 = 0;
 80004d8:	4b19      	ldr	r3, [pc, #100]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	dc02      	bgt.n	80004e6 <FSM_AUTO_RUN+0x15a>
 80004e0:	4b17      	ldr	r3, [pc, #92]	; (8000540 <FSM_AUTO_RUN+0x1b4>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
        if(remaining_time_road2 <= 0) remaining_time_road2 = 0;
 80004e6:	4b14      	ldr	r3, [pc, #80]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	dc02      	bgt.n	80004f4 <FSM_AUTO_RUN+0x168>
 80004ee:	4b12      	ldr	r3, [pc, #72]	; (8000538 <FSM_AUTO_RUN+0x1ac>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
    }

    // --- XỬ LÝ CHUYỂN MODE ---
    // Giữ BTN0 1s -> MANUAL
    if(button_is_hold_1s(0)) {
 80004f4:	2000      	movs	r0, #0
 80004f6:	f7ff fe5b 	bl	80001b0 <button_is_hold_1s>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d008      	beq.n	8000512 <FSM_AUTO_RUN+0x186>
    	mode_manual_phase = 0;
 8000500:	4b11      	ldr	r3, [pc, #68]	; (8000548 <FSM_AUTO_RUN+0x1bc>)
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
        STATUS = MANUAL;
 8000506:	4b11      	ldr	r3, [pc, #68]	; (800054c <FSM_AUTO_RUN+0x1c0>)
 8000508:	2202      	movs	r2, #2
 800050a:	601a      	str	r2, [r3, #0]
        setTrafficLight(STATE_ALL_OFF);
 800050c:	200e      	movs	r0, #14
 800050e:	f000 fd17 	bl	8000f40 <setTrafficLight>
    }
    // Giữ BTN3 1s -> ERROR
    if(button_is_hold_1s(3)) {
 8000512:	2003      	movs	r0, #3
 8000514:	f7ff fe4c 	bl	80001b0 <button_is_hold_1s>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d005      	beq.n	800052a <FSM_AUTO_RUN+0x19e>
        STATUS = ERROR;
 800051e:	4b0b      	ldr	r3, [pc, #44]	; (800054c <FSM_AUTO_RUN+0x1c0>)
 8000520:	2203      	movs	r2, #3
 8000522:	601a      	str	r2, [r3, #0]
        setTrafficLight(STATE_ALL_OFF);
 8000524:	200e      	movs	r0, #14
 8000526:	f000 fd0b 	bl	8000f40 <setTrafficLight>
    }
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	2000014c 	.word	0x2000014c
 8000534:	20000060 	.word	0x20000060
 8000538:	20000148 	.word	0x20000148
 800053c:	2000005c 	.word	0x2000005c
 8000540:	20000144 	.word	0x20000144
 8000544:	20000058 	.word	0x20000058
 8000548:	2000012c 	.word	0x2000012c
 800054c:	2000013c 	.word	0x2000013c

08000550 <FSM_ERROR_RUN>:
#include "GLOBAL.h"
#include "STATUS_LIGHT.h"
#include "BUTTON.h"


void FSM_ERROR_RUN() {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
    // Nhấp nháy đèn vàng
    if (getTimerFlag(TIMER_BLINK) == 1) {
 8000554:	2002      	movs	r0, #2
 8000556:	f000 fc8d 	bl	8000e74 <getTimerFlag>
 800055a:	4603      	mov	r3, r0
 800055c:	2b01      	cmp	r3, #1
 800055e:	d115      	bne.n	800058c <FSM_ERROR_RUN+0x3c>
        setTimer(TIMER_BLINK, 500);
 8000560:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000564:	2002      	movs	r0, #2
 8000566:	f000 fc35 	bl	8000dd4 <setTimer>

        if (blink_state == 0) {
 800056a:	4b1e      	ldr	r3, [pc, #120]	; (80005e4 <FSM_ERROR_RUN+0x94>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d106      	bne.n	8000580 <FSM_ERROR_RUN+0x30>
            setTrafficLight(STATE_ALL_YELLOW);
 8000572:	200f      	movs	r0, #15
 8000574:	f000 fce4 	bl	8000f40 <setTrafficLight>
            blink_state = 1;
 8000578:	4b1a      	ldr	r3, [pc, #104]	; (80005e4 <FSM_ERROR_RUN+0x94>)
 800057a:	2201      	movs	r2, #1
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	e005      	b.n	800058c <FSM_ERROR_RUN+0x3c>
        } else {
            setTrafficLight(STATE_ALL_OFF);
 8000580:	200e      	movs	r0, #14
 8000582:	f000 fcdd 	bl	8000f40 <setTrafficLight>
            blink_state = 0;
 8000586:	4b17      	ldr	r3, [pc, #92]	; (80005e4 <FSM_ERROR_RUN+0x94>)
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
        }
    }

    // Giữ BTN0 1s -> AUTO
    if(button_is_hold_1s(0)) {
 800058c:	2000      	movs	r0, #0
 800058e:	f7ff fe0f 	bl	80001b0 <button_is_hold_1s>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d017      	beq.n	80005c8 <FSM_ERROR_RUN+0x78>
        STATUS = AUTO;
 8000598:	4b13      	ldr	r3, [pc, #76]	; (80005e8 <FSM_ERROR_RUN+0x98>)
 800059a:	2201      	movs	r2, #1
 800059c:	601a      	str	r2, [r3, #0]
        // Reset trạng thái Auto
        fsm_auto_state = STATE_RED1_GREEN2;
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <FSM_ERROR_RUN+0x9c>)
 80005a0:	220a      	movs	r2, #10
 80005a2:	601a      	str	r2, [r3, #0]
        remaining_time_road1 = time_red;
 80005a4:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <FSM_ERROR_RUN+0xa0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a12      	ldr	r2, [pc, #72]	; (80005f4 <FSM_ERROR_RUN+0xa4>)
 80005aa:	6013      	str	r3, [r2, #0]
        remaining_time_road2 = time_green;
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <FSM_ERROR_RUN+0xa8>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a12      	ldr	r2, [pc, #72]	; (80005fc <FSM_ERROR_RUN+0xac>)
 80005b2:	6013      	str	r3, [r2, #0]
        setTimer(TIMER_FSM_AUTO, time_green * 1000);
 80005b4:	4b10      	ldr	r3, [pc, #64]	; (80005f8 <FSM_ERROR_RUN+0xa8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005bc:	fb02 f303 	mul.w	r3, r2, r3
 80005c0:	4619      	mov	r1, r3
 80005c2:	2001      	movs	r0, #1
 80005c4:	f000 fc06 	bl	8000dd4 <setTimer>
    }

    // Giữ BTN1 1s -> MANUAL
    if(button_is_hold_1s(1)) {
 80005c8:	2001      	movs	r0, #1
 80005ca:	f7ff fdf1 	bl	80001b0 <button_is_hold_1s>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d005      	beq.n	80005e0 <FSM_ERROR_RUN+0x90>
    	mode_manual_phase = 0;
 80005d4:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <FSM_ERROR_RUN+0xb0>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
        STATUS = MANUAL;
 80005da:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <FSM_ERROR_RUN+0x98>)
 80005dc:	2202      	movs	r2, #2
 80005de:	601a      	str	r2, [r3, #0]
    }
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000140 	.word	0x20000140
 80005e8:	2000013c 	.word	0x2000013c
 80005ec:	2000014c 	.word	0x2000014c
 80005f0:	20000058 	.word	0x20000058
 80005f4:	20000144 	.word	0x20000144
 80005f8:	2000005c 	.word	0x2000005c
 80005fc:	20000148 	.word	0x20000148
 8000600:	2000012c 	.word	0x2000012c

08000604 <FSM_INIT_RUN>:
 */

#include "GLOBAL.h"


void FSM_INIT_RUN(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
    setTrafficLight(STATE_ALL_OFF);
 8000608:	200e      	movs	r0, #14
 800060a:	f000 fc99 	bl	8000f40 <setTrafficLight>

    // Kiểm tra timer khởi động (ví dụ chờ 1s để ổn định hệ thống)
    if (getTimerFlag(TIMER_INIT) == 1) {
 800060e:	2003      	movs	r0, #3
 8000610:	f000 fc30 	bl	8000e74 <getTimerFlag>
 8000614:	4603      	mov	r3, r0
 8000616:	2b01      	cmp	r3, #1
 8000618:	d11f      	bne.n	800065a <FSM_INIT_RUN+0x56>
        STATUS = AUTO;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <FSM_INIT_RUN+0x5c>)
 800061c:	2201      	movs	r2, #1
 800061e:	601a      	str	r2, [r3, #0]
        fsm_auto_state = STATE_RED1_GREEN2;
 8000620:	4b10      	ldr	r3, [pc, #64]	; (8000664 <FSM_INIT_RUN+0x60>)
 8000622:	220a      	movs	r2, #10
 8000624:	601a      	str	r2, [r3, #0]

        // Cập nhật trạng thái đèn ban đầu
        setTrafficLight(STATE_RED1_GREEN2);
 8000626:	200a      	movs	r0, #10
 8000628:	f000 fc8a 	bl	8000f40 <setTrafficLight>

        // Cập nhật thời gian đếm ngược ban đầu
        remaining_time_road1 = time_red;
 800062c:	4b0e      	ldr	r3, [pc, #56]	; (8000668 <FSM_INIT_RUN+0x64>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a0e      	ldr	r2, [pc, #56]	; (800066c <FSM_INIT_RUN+0x68>)
 8000632:	6013      	str	r3, [r2, #0]
        remaining_time_road2 = time_green;
 8000634:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <FSM_INIT_RUN+0x6c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <FSM_INIT_RUN+0x70>)
 800063a:	6013      	str	r3, [r2, #0]

        // Set timer cho trạng thái AUTO đầu tiên
        setTimer(TIMER_FSM_AUTO, time_green * 1000);
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <FSM_INIT_RUN+0x6c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000644:	fb02 f303 	mul.w	r3, r2, r3
 8000648:	4619      	mov	r1, r3
 800064a:	2001      	movs	r0, #1
 800064c:	f000 fbc2 	bl	8000dd4 <setTimer>
        setTimer(TIMER_1SEC_DISPLAY, 1000);
 8000650:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000654:	2000      	movs	r0, #0
 8000656:	f000 fbbd 	bl	8000dd4 <setTimer>
    }
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	2000013c 	.word	0x2000013c
 8000664:	2000014c 	.word	0x2000014c
 8000668:	20000058 	.word	0x20000058
 800066c:	20000144 	.word	0x20000144
 8000670:	2000005c 	.word	0x2000005c
 8000674:	20000148 	.word	0x20000148

08000678 <FSM_MANUAL_RUN>:
// 0: Red, 1: Yellow, 2: Green
int mode_manual_phase = 0;
int temp_value = 0;
int is_initialized = 0;

void FSM_MANUAL_RUN() {
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
// --- 1. Initialization (Run Once) ---
	if (is_initialized == 0) {
 800067c:	4b97      	ldr	r3, [pc, #604]	; (80008dc <FSM_MANUAL_RUN+0x264>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d11c      	bne.n	80006be <FSM_MANUAL_RUN+0x46>
		switch (mode_manual_phase) {
 8000684:	4b96      	ldr	r3, [pc, #600]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2b02      	cmp	r3, #2
 800068a:	d010      	beq.n	80006ae <FSM_MANUAL_RUN+0x36>
 800068c:	2b02      	cmp	r3, #2
 800068e:	dc13      	bgt.n	80006b8 <FSM_MANUAL_RUN+0x40>
 8000690:	2b00      	cmp	r3, #0
 8000692:	d002      	beq.n	800069a <FSM_MANUAL_RUN+0x22>
 8000694:	2b01      	cmp	r3, #1
 8000696:	d005      	beq.n	80006a4 <FSM_MANUAL_RUN+0x2c>
 8000698:	e00e      	b.n	80006b8 <FSM_MANUAL_RUN+0x40>
			case 0: temp_value = time_red; break;
 800069a:	4b92      	ldr	r3, [pc, #584]	; (80008e4 <FSM_MANUAL_RUN+0x26c>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a92      	ldr	r2, [pc, #584]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	e009      	b.n	80006b8 <FSM_MANUAL_RUN+0x40>
			case 1: temp_value = time_yellow; break;
 80006a4:	4b91      	ldr	r3, [pc, #580]	; (80008ec <FSM_MANUAL_RUN+0x274>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a8f      	ldr	r2, [pc, #572]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	e004      	b.n	80006b8 <FSM_MANUAL_RUN+0x40>
			case 2: temp_value = time_green; break;
 80006ae:	4b90      	ldr	r3, [pc, #576]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a8d      	ldr	r2, [pc, #564]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80006b4:	6013      	str	r3, [r2, #0]
 80006b6:	bf00      	nop
		}
		is_initialized = 1;
 80006b8:	4b88      	ldr	r3, [pc, #544]	; (80008dc <FSM_MANUAL_RUN+0x264>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	601a      	str	r2, [r3, #0]
	}

	// --- 2. Blink Logic ---
	if (getTimerFlag(TIMER_BLINK) == 1) {
 80006be:	2002      	movs	r0, #2
 80006c0:	f000 fbd8 	bl	8000e74 <getTimerFlag>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d12c      	bne.n	8000724 <FSM_MANUAL_RUN+0xac>
		setTimer(TIMER_BLINK, 500);
 80006ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80006ce:	2002      	movs	r0, #2
 80006d0:	f000 fb80 	bl	8000dd4 <setTimer>
		static int blink = 0;
		blink = !blink;
 80006d4:	4b87      	ldr	r3, [pc, #540]	; (80008f4 <FSM_MANUAL_RUN+0x27c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	bf0c      	ite	eq
 80006dc:	2301      	moveq	r3, #1
 80006de:	2300      	movne	r3, #0
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	461a      	mov	r2, r3
 80006e4:	4b83      	ldr	r3, [pc, #524]	; (80008f4 <FSM_MANUAL_RUN+0x27c>)
 80006e6:	601a      	str	r2, [r3, #0]

		if (blink) {
 80006e8:	4b82      	ldr	r3, [pc, #520]	; (80008f4 <FSM_MANUAL_RUN+0x27c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d016      	beq.n	800071e <FSM_MANUAL_RUN+0xa6>
			switch (mode_manual_phase) {
 80006f0:	4b7b      	ldr	r3, [pc, #492]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b02      	cmp	r3, #2
 80006f6:	d00e      	beq.n	8000716 <FSM_MANUAL_RUN+0x9e>
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	dc13      	bgt.n	8000724 <FSM_MANUAL_RUN+0xac>
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d002      	beq.n	8000706 <FSM_MANUAL_RUN+0x8e>
 8000700:	2b01      	cmp	r3, #1
 8000702:	d004      	beq.n	800070e <FSM_MANUAL_RUN+0x96>
 8000704:	e00e      	b.n	8000724 <FSM_MANUAL_RUN+0xac>
				case 0: setTrafficLight(STATE_ALL_RED); break;
 8000706:	2010      	movs	r0, #16
 8000708:	f000 fc1a 	bl	8000f40 <setTrafficLight>
 800070c:	e00a      	b.n	8000724 <FSM_MANUAL_RUN+0xac>
				case 1: setTrafficLight(STATE_ALL_YELLOW); break;
 800070e:	200f      	movs	r0, #15
 8000710:	f000 fc16 	bl	8000f40 <setTrafficLight>
 8000714:	e006      	b.n	8000724 <FSM_MANUAL_RUN+0xac>
				case 2: setTrafficLight(STATE_ALL_GREEN); break;
 8000716:	2011      	movs	r0, #17
 8000718:	f000 fc12 	bl	8000f40 <setTrafficLight>
 800071c:	e002      	b.n	8000724 <FSM_MANUAL_RUN+0xac>
			}
		} else {
			setTrafficLight(STATE_ALL_OFF);
 800071e:	200e      	movs	r0, #14
 8000720:	f000 fc0e 	bl	8000f40 <setTrafficLight>
		}
	}

	// --- 3. LCD Variables Update ---
	remaining_time_road1 = temp_value;
 8000724:	4b70      	ldr	r3, [pc, #448]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a73      	ldr	r2, [pc, #460]	; (80008f8 <FSM_MANUAL_RUN+0x280>)
 800072a:	6013      	str	r3, [r2, #0]
	remaining_time_road2 = mode_manual_phase;
 800072c:	4b6c      	ldr	r3, [pc, #432]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a72      	ldr	r2, [pc, #456]	; (80008fc <FSM_MANUAL_RUN+0x284>)
 8000732:	6013      	str	r3, [r2, #0]

	// --- 4. Button Logic (Switch-Case) ---

	// Nút chuyển chế độ (Luôn hoạt động)
	if (button_is_pressed(0)) {
 8000734:	2000      	movs	r0, #0
 8000736:	f7ff fd23 	bl	8000180 <button_is_pressed>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d00f      	beq.n	8000760 <FSM_MANUAL_RUN+0xe8>
		mode_manual_phase++;
 8000740:	4b67      	ldr	r3, [pc, #412]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	3301      	adds	r3, #1
 8000746:	4a66      	ldr	r2, [pc, #408]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 8000748:	6013      	str	r3, [r2, #0]
		if (mode_manual_phase > 2) mode_manual_phase = 0;
 800074a:	4b65      	ldr	r3, [pc, #404]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	2b02      	cmp	r3, #2
 8000750:	dd02      	ble.n	8000758 <FSM_MANUAL_RUN+0xe0>
 8000752:	4b63      	ldr	r3, [pc, #396]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
		is_initialized = 0; // Trigger reload
 8000758:	4b60      	ldr	r3, [pc, #384]	; (80008dc <FSM_MANUAL_RUN+0x264>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
		return;
 800075e:	e0bb      	b.n	80008d8 <FSM_MANUAL_RUN+0x260>
	}

	// Nút thoát (Giữ 1s)
	if (button_is_hold_1s(0)) {
 8000760:	2000      	movs	r0, #0
 8000762:	f7ff fd25 	bl	80001b0 <button_is_hold_1s>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d01b      	beq.n	80007a4 <FSM_MANUAL_RUN+0x12c>
		STATUS = AUTO;
 800076c:	4b64      	ldr	r3, [pc, #400]	; (8000900 <FSM_MANUAL_RUN+0x288>)
 800076e:	2201      	movs	r2, #1
 8000770:	601a      	str	r2, [r3, #0]
		fsm_auto_state = STATE_RED1_GREEN2;
 8000772:	4b64      	ldr	r3, [pc, #400]	; (8000904 <FSM_MANUAL_RUN+0x28c>)
 8000774:	220a      	movs	r2, #10
 8000776:	601a      	str	r2, [r3, #0]
		remaining_time_road1 = time_red;
 8000778:	4b5a      	ldr	r3, [pc, #360]	; (80008e4 <FSM_MANUAL_RUN+0x26c>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a5e      	ldr	r2, [pc, #376]	; (80008f8 <FSM_MANUAL_RUN+0x280>)
 800077e:	6013      	str	r3, [r2, #0]
		remaining_time_road2 = time_green;
 8000780:	4b5b      	ldr	r3, [pc, #364]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a5d      	ldr	r2, [pc, #372]	; (80008fc <FSM_MANUAL_RUN+0x284>)
 8000786:	6013      	str	r3, [r2, #0]
		setTimer(TIMER_FSM_AUTO, time_green * 1000);
 8000788:	4b59      	ldr	r3, [pc, #356]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000790:	fb02 f303 	mul.w	r3, r2, r3
 8000794:	4619      	mov	r1, r3
 8000796:	2001      	movs	r0, #1
 8000798:	f000 fb1c 	bl	8000dd4 <setTimer>
		is_initialized = 0;
 800079c:	4b4f      	ldr	r3, [pc, #316]	; (80008dc <FSM_MANUAL_RUN+0x264>)
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
		return;
 80007a2:	e099      	b.n	80008d8 <FSM_MANUAL_RUN+0x260>
	}
    if(button_is_hold_1s(3)) {
 80007a4:	2003      	movs	r0, #3
 80007a6:	f7ff fd03 	bl	80001b0 <button_is_hold_1s>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d005      	beq.n	80007bc <FSM_MANUAL_RUN+0x144>
        STATUS = ERROR;
 80007b0:	4b53      	ldr	r3, [pc, #332]	; (8000900 <FSM_MANUAL_RUN+0x288>)
 80007b2:	2203      	movs	r2, #3
 80007b4:	601a      	str	r2, [r3, #0]
        setTrafficLight(STATE_ALL_OFF);
 80007b6:	200e      	movs	r0, #14
 80007b8:	f000 fbc2 	bl	8000f40 <setTrafficLight>
    }

	// Nút chỉnh sửa (Tùy thuộc vào Phase)
	switch (mode_manual_phase) {
 80007bc:	4b48      	ldr	r3, [pc, #288]	; (80008e0 <FSM_MANUAL_RUN+0x268>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d046      	beq.n	8000852 <FSM_MANUAL_RUN+0x1da>
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	f300 8087 	bgt.w	80008d8 <FSM_MANUAL_RUN+0x260>
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <FSM_MANUAL_RUN+0x15a>
 80007ce:	2b01      	cmp	r3, #1
			}
			break;

		case 1: // --- VIEW YELLOW ---
			// Read-only: No action for BTN1, BTN2, BTN3
			break;
 80007d0:	e082      	b.n	80008d8 <FSM_MANUAL_RUN+0x260>
			if (button_is_pressed(1) || button_is_hold_fast_tick(1)) {
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff fcd4 	bl	8000180 <button_is_pressed>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d105      	bne.n	80007ea <FSM_MANUAL_RUN+0x172>
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff fcfe 	bl	80001e0 <button_is_hold_fast_tick>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d00b      	beq.n	8000802 <FSM_MANUAL_RUN+0x18a>
				if (++temp_value > 99) temp_value = 5;
 80007ea:	4b3f      	ldr	r3, [pc, #252]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	3301      	adds	r3, #1
 80007f0:	4a3d      	ldr	r2, [pc, #244]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80007f2:	6013      	str	r3, [r2, #0]
 80007f4:	4b3c      	ldr	r3, [pc, #240]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b63      	cmp	r3, #99	; 0x63
 80007fa:	dd02      	ble.n	8000802 <FSM_MANUAL_RUN+0x18a>
 80007fc:	4b3a      	ldr	r3, [pc, #232]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80007fe:	2205      	movs	r2, #5
 8000800:	601a      	str	r2, [r3, #0]
			if (button_is_pressed(2) || button_is_hold_fast_tick(2)) {
 8000802:	2002      	movs	r0, #2
 8000804:	f7ff fcbc 	bl	8000180 <button_is_pressed>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d105      	bne.n	800081a <FSM_MANUAL_RUN+0x1a2>
 800080e:	2002      	movs	r0, #2
 8000810:	f7ff fce6 	bl	80001e0 <button_is_hold_fast_tick>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d00b      	beq.n	8000832 <FSM_MANUAL_RUN+0x1ba>
				if (--temp_value < 5) temp_value = 99;
 800081a:	4b33      	ldr	r3, [pc, #204]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	3b01      	subs	r3, #1
 8000820:	4a31      	ldr	r2, [pc, #196]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000822:	6013      	str	r3, [r2, #0]
 8000824:	4b30      	ldr	r3, [pc, #192]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b04      	cmp	r3, #4
 800082a:	dc02      	bgt.n	8000832 <FSM_MANUAL_RUN+0x1ba>
 800082c:	4b2e      	ldr	r3, [pc, #184]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 800082e:	2263      	movs	r2, #99	; 0x63
 8000830:	601a      	str	r2, [r3, #0]
			if (button_is_pressed(3)) { // SET
 8000832:	2003      	movs	r0, #3
 8000834:	f7ff fca4 	bl	8000180 <button_is_pressed>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d049      	beq.n	80008d2 <FSM_MANUAL_RUN+0x25a>
				time_red = temp_value;
 800083e:	4b2a      	ldr	r3, [pc, #168]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a28      	ldr	r2, [pc, #160]	; (80008e4 <FSM_MANUAL_RUN+0x26c>)
 8000844:	6013      	str	r3, [r2, #0]
				time_green = time_red - 2; // Auto calc Green
 8000846:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <FSM_MANUAL_RUN+0x26c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	3b02      	subs	r3, #2
 800084c:	4a28      	ldr	r2, [pc, #160]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 800084e:	6013      	str	r3, [r2, #0]
			break;
 8000850:	e03f      	b.n	80008d2 <FSM_MANUAL_RUN+0x25a>

		case 2: // --- EDIT GREEN ---
			if (button_is_pressed(1) || button_is_hold_fast_tick(1)) {
 8000852:	2001      	movs	r0, #1
 8000854:	f7ff fc94 	bl	8000180 <button_is_pressed>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d105      	bne.n	800086a <FSM_MANUAL_RUN+0x1f2>
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fcbe 	bl	80001e0 <button_is_hold_fast_tick>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d00b      	beq.n	8000882 <FSM_MANUAL_RUN+0x20a>
				if (++temp_value > 97) temp_value = 3;
 800086a:	4b1f      	ldr	r3, [pc, #124]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	3301      	adds	r3, #1
 8000870:	4a1d      	ldr	r2, [pc, #116]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1c      	ldr	r3, [pc, #112]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b61      	cmp	r3, #97	; 0x61
 800087a:	dd02      	ble.n	8000882 <FSM_MANUAL_RUN+0x20a>
 800087c:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 800087e:	2203      	movs	r2, #3
 8000880:	601a      	str	r2, [r3, #0]
			}
			if (button_is_pressed(2) || button_is_hold_fast_tick(2)) {
 8000882:	2002      	movs	r0, #2
 8000884:	f7ff fc7c 	bl	8000180 <button_is_pressed>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d105      	bne.n	800089a <FSM_MANUAL_RUN+0x222>
 800088e:	2002      	movs	r0, #2
 8000890:	f7ff fca6 	bl	80001e0 <button_is_hold_fast_tick>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d00b      	beq.n	80008b2 <FSM_MANUAL_RUN+0x23a>
				if (--temp_value < 3) temp_value = 97;
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	3b01      	subs	r3, #1
 80008a0:	4a11      	ldr	r2, [pc, #68]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	2b02      	cmp	r3, #2
 80008aa:	dc02      	bgt.n	80008b2 <FSM_MANUAL_RUN+0x23a>
 80008ac:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80008ae:	2261      	movs	r2, #97	; 0x61
 80008b0:	601a      	str	r2, [r3, #0]
			}
			if (button_is_pressed(3)) { // SET
 80008b2:	2003      	movs	r0, #3
 80008b4:	f7ff fc64 	bl	8000180 <button_is_pressed>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d00b      	beq.n	80008d6 <FSM_MANUAL_RUN+0x25e>
				time_green = temp_value;
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <FSM_MANUAL_RUN+0x270>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a0b      	ldr	r2, [pc, #44]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 80008c4:	6013      	str	r3, [r2, #0]
				time_red = time_green + 2; // Auto calc Red
 80008c6:	4b0a      	ldr	r3, [pc, #40]	; (80008f0 <FSM_MANUAL_RUN+0x278>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3302      	adds	r3, #2
 80008cc:	4a05      	ldr	r2, [pc, #20]	; (80008e4 <FSM_MANUAL_RUN+0x26c>)
 80008ce:	6013      	str	r3, [r2, #0]
			}
			break;
 80008d0:	e001      	b.n	80008d6 <FSM_MANUAL_RUN+0x25e>
			break;
 80008d2:	bf00      	nop
 80008d4:	e000      	b.n	80008d8 <FSM_MANUAL_RUN+0x260>
			break;
 80008d6:	bf00      	nop
	}
}
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000134 	.word	0x20000134
 80008e0:	2000012c 	.word	0x2000012c
 80008e4:	20000058 	.word	0x20000058
 80008e8:	20000130 	.word	0x20000130
 80008ec:	20000060 	.word	0x20000060
 80008f0:	2000005c 	.word	0x2000005c
 80008f4:	20000138 	.word	0x20000138
 80008f8:	20000144 	.word	0x20000144
 80008fc:	20000148 	.word	0x20000148
 8000900:	2000013c 	.word	0x2000013c
 8000904:	2000014c 	.word	0x2000014c

08000908 <lcd_send_cmd>:
static void LCD_Draw_Manual(void);
static void LCD_Draw_Error(void);
static void LCD_Reset_Cache(void);

void lcd_send_cmd(char cmd)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af02      	add	r7, sp, #8
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (cmd & 0xf0);
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	f023 030f 	bic.w	r3, r3, #15
 8000918:	73fb      	strb	r3, [r7, #15]
  data_l = ((cmd << 4) & 0xf0);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	011b      	lsls	r3, r3, #4
 800091e:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u | 0x0C;  //en=1, rs=0
 8000920:	7bfb      	ldrb	r3, [r7, #15]
 8000922:	f043 030c 	orr.w	r3, r3, #12
 8000926:	b2db      	uxtb	r3, r3
 8000928:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u | 0x08;  //en=0, rs=0
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	b2db      	uxtb	r3, r3
 8000932:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l | 0x0C;  //en=1, rs=0
 8000934:	7bbb      	ldrb	r3, [r7, #14]
 8000936:	f043 030c 	orr.w	r3, r3, #12
 800093a:	b2db      	uxtb	r3, r3
 800093c:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l | 0x08;  //en=0, rs=0
 800093e:	7bbb      	ldrb	r3, [r7, #14]
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	b2db      	uxtb	r3, r3
 8000946:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 8000948:	f107 0208 	add.w	r2, r7, #8
 800094c:	2364      	movs	r3, #100	; 0x64
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	2304      	movs	r3, #4
 8000952:	2142      	movs	r1, #66	; 0x42
 8000954:	4803      	ldr	r0, [pc, #12]	; (8000964 <lcd_send_cmd+0x5c>)
 8000956:	f001 fbaf 	bl	80020b8 <HAL_I2C_Master_Transmit>
}
 800095a:	bf00      	nop
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200001c0 	.word	0x200001c0

08000968 <lcd_send_data>:

void lcd_send_data(char data)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af02      	add	r7, sp, #8
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (data & 0xf0);
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	f023 030f 	bic.w	r3, r3, #15
 8000978:	73fb      	strb	r3, [r7, #15]
  data_l = ((data << 4) & 0xf0);
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	011b      	lsls	r3, r3, #4
 800097e:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u | 0x0D;  //en=1, rs=1
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	f043 030d 	orr.w	r3, r3, #13
 8000986:	b2db      	uxtb	r3, r3
 8000988:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u | 0x09;  //en=0, rs=1
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	f043 0309 	orr.w	r3, r3, #9
 8000990:	b2db      	uxtb	r3, r3
 8000992:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l | 0x0D;  //en=1, rs=1
 8000994:	7bbb      	ldrb	r3, [r7, #14]
 8000996:	f043 030d 	orr.w	r3, r3, #13
 800099a:	b2db      	uxtb	r3, r3
 800099c:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l | 0x09;  //en=0, rs=1
 800099e:	7bbb      	ldrb	r3, [r7, #14]
 80009a0:	f043 0309 	orr.w	r3, r3, #9
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 80009a8:	f107 0208 	add.w	r2, r7, #8
 80009ac:	2364      	movs	r3, #100	; 0x64
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2304      	movs	r3, #4
 80009b2:	2142      	movs	r1, #66	; 0x42
 80009b4:	4803      	ldr	r0, [pc, #12]	; (80009c4 <lcd_send_data+0x5c>)
 80009b6:	f001 fb7f 	bl	80020b8 <HAL_I2C_Master_Transmit>
}
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200001c0 	.word	0x200001c0

080009c8 <lcd_clear>:

void lcd_clear(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x80);
 80009ce:	2080      	movs	r0, #128	; 0x80
 80009d0:	f7ff ff9a 	bl	8000908 <lcd_send_cmd>
    for (int i = 0; i < 16 * 2; i++) lcd_send_data(' ');
 80009d4:	2300      	movs	r3, #0
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	e005      	b.n	80009e6 <lcd_clear+0x1e>
 80009da:	2020      	movs	r0, #32
 80009dc:	f7ff ffc4 	bl	8000968 <lcd_send_data>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2b1f      	cmp	r3, #31
 80009ea:	ddf6      	ble.n	80009da <lcd_clear+0x12>
    lcd_send_cmd(0x80);
 80009ec:	2080      	movs	r0, #128	; 0x80
 80009ee:	f7ff ff8b 	bl	8000908 <lcd_send_cmd>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
 8000a02:	6039      	str	r1, [r7, #0]
    switch (row) {
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d003      	beq.n	8000a12 <lcd_put_cur+0x18>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d005      	beq.n	8000a1c <lcd_put_cur+0x22>
 8000a10:	e009      	b.n	8000a26 <lcd_put_cur+0x2c>
        case 0: col |= 0x80; break;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	e004      	b.n	8000a26 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	bf00      	nop
    }
    lcd_send_cmd(col);
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff ff6c 	bl	8000908 <lcd_send_cmd>
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <lcd_init>:

void lcd_init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);
 8000a3c:	2032      	movs	r0, #50	; 0x32
 8000a3e:	f000 fed7 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x30); HAL_Delay(5);
 8000a42:	2030      	movs	r0, #48	; 0x30
 8000a44:	f7ff ff60 	bl	8000908 <lcd_send_cmd>
 8000a48:	2005      	movs	r0, #5
 8000a4a:	f000 fed1 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x30); HAL_Delay(1);
 8000a4e:	2030      	movs	r0, #48	; 0x30
 8000a50:	f7ff ff5a 	bl	8000908 <lcd_send_cmd>
 8000a54:	2001      	movs	r0, #1
 8000a56:	f000 fecb 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x30); HAL_Delay(10);
 8000a5a:	2030      	movs	r0, #48	; 0x30
 8000a5c:	f7ff ff54 	bl	8000908 <lcd_send_cmd>
 8000a60:	200a      	movs	r0, #10
 8000a62:	f000 fec5 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x20); HAL_Delay(10); // 4 bit mode
 8000a66:	2020      	movs	r0, #32
 8000a68:	f7ff ff4e 	bl	8000908 <lcd_send_cmd>
 8000a6c:	200a      	movs	r0, #10
 8000a6e:	f000 febf 	bl	80017f0 <HAL_Delay>

    // Display initialisation
	lcd_send_cmd(0x28); HAL_Delay(1); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000a72:	2028      	movs	r0, #40	; 0x28
 8000a74:	f7ff ff48 	bl	8000908 <lcd_send_cmd>
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f000 feb9 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x08); HAL_Delay(1); // Display on/off control --> D=0,C=0, B=0  ---> display off
 8000a7e:	2008      	movs	r0, #8
 8000a80:	f7ff ff42 	bl	8000908 <lcd_send_cmd>
 8000a84:	2001      	movs	r0, #1
 8000a86:	f000 feb3 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x01); HAL_Delay(1); // Clear display
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f7ff ff3c 	bl	8000908 <lcd_send_cmd>
 8000a90:	2001      	movs	r0, #1
 8000a92:	f000 fead 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x06); HAL_Delay(1); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000a96:	2006      	movs	r0, #6
 8000a98:	f7ff ff36 	bl	8000908 <lcd_send_cmd>
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f000 fea7 	bl	80017f0 <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C = 0, B = 0
 8000aa2:	200c      	movs	r0, #12
 8000aa4:	f7ff ff30 	bl	8000908 <lcd_send_cmd>
}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <lcd_send_string>:

void lcd_send_string(char *str)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data(*str++);
 8000ab4:	e006      	b.n	8000ac4 <lcd_send_string+0x18>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	1c5a      	adds	r2, r3, #1
 8000aba:	607a      	str	r2, [r7, #4]
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff52 	bl	8000968 <lcd_send_data>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1f4      	bne.n	8000ab6 <lcd_send_string+0xa>
}
 8000acc:	bf00      	nop
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <get_color_str>:

static const char* get_color_str(int fsm_state, int road_idx)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
    if (road_idx == 1) {
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d10e      	bne.n	8000b06 <get_color_str+0x2e>
        if (fsm_state == STATE_RED1_GREEN2 || fsm_state == STATE_RED1_YELLOW2) return "RED  ";
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b0a      	cmp	r3, #10
 8000aec:	d002      	beq.n	8000af4 <get_color_str+0x1c>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2b0b      	cmp	r3, #11
 8000af2:	d101      	bne.n	8000af8 <get_color_str+0x20>
 8000af4:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <get_color_str+0x54>)
 8000af6:	e014      	b.n	8000b22 <get_color_str+0x4a>
        if (fsm_state == STATE_GREEN1_RED2) return "GREEN";
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b0c      	cmp	r3, #12
 8000afc:	d101      	bne.n	8000b02 <get_color_str+0x2a>
 8000afe:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <get_color_str+0x58>)
 8000b00:	e00f      	b.n	8000b22 <get_color_str+0x4a>
        return "AMBER";
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <get_color_str+0x5c>)
 8000b04:	e00d      	b.n	8000b22 <get_color_str+0x4a>
    } else {
        if (fsm_state == STATE_GREEN1_RED2 || fsm_state == STATE_YELLOW1_RED2) return "RED  ";
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b0c      	cmp	r3, #12
 8000b0a:	d002      	beq.n	8000b12 <get_color_str+0x3a>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b0d      	cmp	r3, #13
 8000b10:	d101      	bne.n	8000b16 <get_color_str+0x3e>
 8000b12:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <get_color_str+0x54>)
 8000b14:	e005      	b.n	8000b22 <get_color_str+0x4a>
        if (fsm_state == STATE_RED1_GREEN2) return "GREEN";
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2b0a      	cmp	r3, #10
 8000b1a:	d101      	bne.n	8000b20 <get_color_str+0x48>
 8000b1c:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <get_color_str+0x58>)
 8000b1e:	e000      	b.n	8000b22 <get_color_str+0x4a>
        return "AMBER";
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <get_color_str+0x5c>)
    }
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr
 8000b2c:	08004214 	.word	0x08004214
 8000b30:	0800421c 	.word	0x0800421c
 8000b34:	08004224 	.word	0x08004224

08000b38 <LCD_Draw_Auto>:

static void LCD_Draw_Auto(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
    if (lcd_cache.road1_time == remaining_time_road1 &&
 8000b3c:	4b24      	ldr	r3, [pc, #144]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000b3e:	685a      	ldr	r2, [r3, #4]
 8000b40:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <LCD_Draw_Auto+0x9c>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d10b      	bne.n	8000b60 <LCD_Draw_Auto+0x28>
        lcd_cache.road2_time == remaining_time_road2 &&
 8000b48:	4b21      	ldr	r3, [pc, #132]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	4b22      	ldr	r3, [pc, #136]	; (8000bd8 <LCD_Draw_Auto+0xa0>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
    if (lcd_cache.road1_time == remaining_time_road1 &&
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d105      	bne.n	8000b60 <LCD_Draw_Auto+0x28>
        lcd_cache.auto_state == fsm_auto_state) {
 8000b54:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000b56:	68da      	ldr	r2, [r3, #12]
 8000b58:	4b20      	ldr	r3, [pc, #128]	; (8000bdc <LCD_Draw_Auto+0xa4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
        lcd_cache.road2_time == remaining_time_road2 &&
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d034      	beq.n	8000bca <LCD_Draw_Auto+0x92>
        return;
    }

    lcd_put_cur(0, 0);
 8000b60:	2100      	movs	r1, #0
 8000b62:	2000      	movs	r0, #0
 8000b64:	f7ff ff49 	bl	80009fa <lcd_put_cur>
    sprintf(lcd_buffer, "R1: %s %02d   ", get_color_str(fsm_auto_state, 1), remaining_time_road1);
 8000b68:	4b1c      	ldr	r3, [pc, #112]	; (8000bdc <LCD_Draw_Auto+0xa4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ffb2 	bl	8000ad8 <get_color_str>
 8000b74:	4602      	mov	r2, r0
 8000b76:	4b17      	ldr	r3, [pc, #92]	; (8000bd4 <LCD_Draw_Auto+0x9c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4919      	ldr	r1, [pc, #100]	; (8000be0 <LCD_Draw_Auto+0xa8>)
 8000b7c:	4819      	ldr	r0, [pc, #100]	; (8000be4 <LCD_Draw_Auto+0xac>)
 8000b7e:	f002 ff03 	bl	8003988 <siprintf>
    lcd_send_string(lcd_buffer);
 8000b82:	4818      	ldr	r0, [pc, #96]	; (8000be4 <LCD_Draw_Auto+0xac>)
 8000b84:	f7ff ff92 	bl	8000aac <lcd_send_string>

    lcd_put_cur(1, 0);
 8000b88:	2100      	movs	r1, #0
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f7ff ff35 	bl	80009fa <lcd_put_cur>
    sprintf(lcd_buffer, "R2: %s %02d   ", get_color_str(fsm_auto_state, 2), remaining_time_road2);
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <LCD_Draw_Auto+0xa4>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2102      	movs	r1, #2
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff ff9e 	bl	8000ad8 <get_color_str>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <LCD_Draw_Auto+0xa0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4911      	ldr	r1, [pc, #68]	; (8000be8 <LCD_Draw_Auto+0xb0>)
 8000ba4:	480f      	ldr	r0, [pc, #60]	; (8000be4 <LCD_Draw_Auto+0xac>)
 8000ba6:	f002 feef 	bl	8003988 <siprintf>
    lcd_send_string(lcd_buffer);
 8000baa:	480e      	ldr	r0, [pc, #56]	; (8000be4 <LCD_Draw_Auto+0xac>)
 8000bac:	f7ff ff7e 	bl	8000aac <lcd_send_string>

    lcd_cache.road1_time = remaining_time_road1;
 8000bb0:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <LCD_Draw_Auto+0x9c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000bb6:	6053      	str	r3, [r2, #4]
    lcd_cache.road2_time = remaining_time_road2;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <LCD_Draw_Auto+0xa0>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000bbe:	6093      	str	r3, [r2, #8]
    lcd_cache.auto_state = fsm_auto_state;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <LCD_Draw_Auto+0xa4>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a02      	ldr	r2, [pc, #8]	; (8000bd0 <LCD_Draw_Auto+0x98>)
 8000bc6:	60d3      	str	r3, [r2, #12]
 8000bc8:	e000      	b.n	8000bcc <LCD_Draw_Auto+0x94>
        return;
 8000bca:	bf00      	nop
}
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000064 	.word	0x20000064
 8000bd4:	20000144 	.word	0x20000144
 8000bd8:	20000148 	.word	0x20000148
 8000bdc:	2000014c 	.word	0x2000014c
 8000be0:	0800422c 	.word	0x0800422c
 8000be4:	20000150 	.word	0x20000150
 8000be8:	0800423c 	.word	0x0800423c

08000bec <LCD_Draw_Manual>:

static void LCD_Draw_Manual(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b088      	sub	sp, #32
 8000bf0:	af04      	add	r7, sp, #16
    if (lcd_cache.manual_mode_idx == mode_manual_phase &&
 8000bf2:	4b36      	ldr	r3, [pc, #216]	; (8000ccc <LCD_Draw_Manual+0xe0>)
 8000bf4:	691a      	ldr	r2, [r3, #16]
 8000bf6:	4b36      	ldr	r3, [pc, #216]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d105      	bne.n	8000c0a <LCD_Draw_Manual+0x1e>
        lcd_cache.manual_temp_val == temp_value) {
 8000bfe:	4b33      	ldr	r3, [pc, #204]	; (8000ccc <LCD_Draw_Manual+0xe0>)
 8000c00:	695a      	ldr	r2, [r3, #20]
 8000c02:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <LCD_Draw_Manual+0xe8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
    if (lcd_cache.manual_mode_idx == mode_manual_phase &&
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d05b      	beq.n	8000cc2 <LCD_Draw_Manual+0xd6>
        return;
    }

    lcd_put_cur(0, 0);
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f7ff fef4 	bl	80009fa <lcd_put_cur>
    lcd_send_string("MODE: MANUAL    ");
 8000c12:	4831      	ldr	r0, [pc, #196]	; (8000cd8 <LCD_Draw_Manual+0xec>)
 8000c14:	f7ff ff4a 	bl	8000aac <lcd_send_string>

    lcd_put_cur(1, 0);
 8000c18:	2100      	movs	r1, #0
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	f7ff feed 	bl	80009fa <lcd_put_cur>
    char ptr_r = (mode_manual_phase == 0) ? '*' : ' ';
 8000c20:	4b2b      	ldr	r3, [pc, #172]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d101      	bne.n	8000c2c <LCD_Draw_Manual+0x40>
 8000c28:	232a      	movs	r3, #42	; 0x2a
 8000c2a:	e000      	b.n	8000c2e <LCD_Draw_Manual+0x42>
 8000c2c:	2320      	movs	r3, #32
 8000c2e:	73fb      	strb	r3, [r7, #15]
    char ptr_y = (mode_manual_phase == 1) ? '*' : ' ';
 8000c30:	4b27      	ldr	r3, [pc, #156]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d101      	bne.n	8000c3c <LCD_Draw_Manual+0x50>
 8000c38:	232a      	movs	r3, #42	; 0x2a
 8000c3a:	e000      	b.n	8000c3e <LCD_Draw_Manual+0x52>
 8000c3c:	2320      	movs	r3, #32
 8000c3e:	73bb      	strb	r3, [r7, #14]
    char ptr_g = (mode_manual_phase == 2) ? '*' : ' ';
 8000c40:	4b23      	ldr	r3, [pc, #140]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d101      	bne.n	8000c4c <LCD_Draw_Manual+0x60>
 8000c48:	232a      	movs	r3, #42	; 0x2a
 8000c4a:	e000      	b.n	8000c4e <LCD_Draw_Manual+0x62>
 8000c4c:	2320      	movs	r3, #32
 8000c4e:	737b      	strb	r3, [r7, #13]

    int disp_r = (mode_manual_phase == 0) ? temp_value : time_red;
 8000c50:	4b1f      	ldr	r3, [pc, #124]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d102      	bne.n	8000c5e <LCD_Draw_Manual+0x72>
 8000c58:	4b1e      	ldr	r3, [pc, #120]	; (8000cd4 <LCD_Draw_Manual+0xe8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	e001      	b.n	8000c62 <LCD_Draw_Manual+0x76>
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	; (8000cdc <LCD_Draw_Manual+0xf0>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	60bb      	str	r3, [r7, #8]
    int disp_y = (mode_manual_phase == 1) ? temp_value : time_yellow;
 8000c64:	4b1a      	ldr	r3, [pc, #104]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d102      	bne.n	8000c72 <LCD_Draw_Manual+0x86>
 8000c6c:	4b19      	ldr	r3, [pc, #100]	; (8000cd4 <LCD_Draw_Manual+0xe8>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	e001      	b.n	8000c76 <LCD_Draw_Manual+0x8a>
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <LCD_Draw_Manual+0xf4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	607b      	str	r3, [r7, #4]
    int disp_g = (mode_manual_phase == 2) ? temp_value : time_green;
 8000c78:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d102      	bne.n	8000c86 <LCD_Draw_Manual+0x9a>
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <LCD_Draw_Manual+0xe8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	e001      	b.n	8000c8a <LCD_Draw_Manual+0x9e>
 8000c86:	4b17      	ldr	r3, [pc, #92]	; (8000ce4 <LCD_Draw_Manual+0xf8>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	603b      	str	r3, [r7, #0]

    sprintf(lcd_buffer, "R:%c%02d Y:%c%02d G:%c%02d", ptr_r, disp_r, ptr_y, disp_y, ptr_g, disp_g);
 8000c8c:	7bf8      	ldrb	r0, [r7, #15]
 8000c8e:	7bbb      	ldrb	r3, [r7, #14]
 8000c90:	7b7a      	ldrb	r2, [r7, #13]
 8000c92:	6839      	ldr	r1, [r7, #0]
 8000c94:	9103      	str	r1, [sp, #12]
 8000c96:	9202      	str	r2, [sp, #8]
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	9201      	str	r2, [sp, #4]
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	4911      	ldr	r1, [pc, #68]	; (8000ce8 <LCD_Draw_Manual+0xfc>)
 8000ca4:	4811      	ldr	r0, [pc, #68]	; (8000cec <LCD_Draw_Manual+0x100>)
 8000ca6:	f002 fe6f 	bl	8003988 <siprintf>
    lcd_send_string(lcd_buffer);
 8000caa:	4810      	ldr	r0, [pc, #64]	; (8000cec <LCD_Draw_Manual+0x100>)
 8000cac:	f7ff fefe 	bl	8000aac <lcd_send_string>

    lcd_cache.manual_mode_idx = mode_manual_phase;
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <LCD_Draw_Manual+0xe4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <LCD_Draw_Manual+0xe0>)
 8000cb6:	6113      	str	r3, [r2, #16]
    lcd_cache.manual_temp_val = temp_value;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <LCD_Draw_Manual+0xe8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a03      	ldr	r2, [pc, #12]	; (8000ccc <LCD_Draw_Manual+0xe0>)
 8000cbe:	6153      	str	r3, [r2, #20]
 8000cc0:	e000      	b.n	8000cc4 <LCD_Draw_Manual+0xd8>
        return;
 8000cc2:	bf00      	nop
}
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000064 	.word	0x20000064
 8000cd0:	2000012c 	.word	0x2000012c
 8000cd4:	20000130 	.word	0x20000130
 8000cd8:	0800424c 	.word	0x0800424c
 8000cdc:	20000058 	.word	0x20000058
 8000ce0:	20000060 	.word	0x20000060
 8000ce4:	2000005c 	.word	0x2000005c
 8000ce8:	08004260 	.word	0x08004260
 8000cec:	20000150 	.word	0x20000150

08000cf0 <LCD_Draw_Error>:

static void LCD_Draw_Error(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
    if (lcd_cache.error_blink_state == blink_state) return;
 8000cf4:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <LCD_Draw_Error+0x48>)
 8000cf6:	699a      	ldr	r2, [r3, #24]
 8000cf8:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <LCD_Draw_Error+0x4c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d019      	beq.n	8000d34 <LCD_Draw_Error+0x44>
    if (blink_state == 1) {
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <LCD_Draw_Error+0x4c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d10e      	bne.n	8000d26 <LCD_Draw_Error+0x36>
        lcd_put_cur(0, 0); lcd_send_string("!!!ERROR MODE!!!");
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fe75 	bl	80009fa <lcd_put_cur>
 8000d10:	480b      	ldr	r0, [pc, #44]	; (8000d40 <LCD_Draw_Error+0x50>)
 8000d12:	f7ff fecb 	bl	8000aac <lcd_send_string>
        lcd_put_cur(1, 0); lcd_send_string("!!CALL SUPPORT!!");
 8000d16:	2100      	movs	r1, #0
 8000d18:	2001      	movs	r0, #1
 8000d1a:	f7ff fe6e 	bl	80009fa <lcd_put_cur>
 8000d1e:	4809      	ldr	r0, [pc, #36]	; (8000d44 <LCD_Draw_Error+0x54>)
 8000d20:	f7ff fec4 	bl	8000aac <lcd_send_string>
 8000d24:	e001      	b.n	8000d2a <LCD_Draw_Error+0x3a>
    } else lcd_clear();
 8000d26:	f7ff fe4f 	bl	80009c8 <lcd_clear>

    lcd_cache.error_blink_state = blink_state;
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <LCD_Draw_Error+0x4c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a02      	ldr	r2, [pc, #8]	; (8000d38 <LCD_Draw_Error+0x48>)
 8000d30:	6193      	str	r3, [r2, #24]
 8000d32:	e000      	b.n	8000d36 <LCD_Draw_Error+0x46>
    if (lcd_cache.error_blink_state == blink_state) return;
 8000d34:	bf00      	nop
}
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000064 	.word	0x20000064
 8000d3c:	20000140 	.word	0x20000140
 8000d40:	0800427c 	.word	0x0800427c
 8000d44:	08004290 	.word	0x08004290

08000d48 <LCD_Reset_Cache>:

static void LCD_Reset_Cache(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
    lcd_cache.status = -1;
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <LCD_Reset_Cache+0x34>)
 8000d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d52:	601a      	str	r2, [r3, #0]
    lcd_cache.road1_time = -1;
 8000d54:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <LCD_Reset_Cache+0x34>)
 8000d56:	f04f 32ff 	mov.w	r2, #4294967295
 8000d5a:	605a      	str	r2, [r3, #4]
    lcd_cache.auto_state = -1;
 8000d5c:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <LCD_Reset_Cache+0x34>)
 8000d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d62:	60da      	str	r2, [r3, #12]
    lcd_cache.manual_mode_idx = -1;
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <LCD_Reset_Cache+0x34>)
 8000d66:	f04f 32ff 	mov.w	r2, #4294967295
 8000d6a:	611a      	str	r2, [r3, #16]
    lcd_cache.error_blink_state = -1;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <LCD_Reset_Cache+0x34>)
 8000d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d72:	619a      	str	r2, [r3, #24]
    lcd_clear();
 8000d74:	f7ff fe28 	bl	80009c8 <lcd_clear>
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000064 	.word	0x20000064

08000d80 <updateLCD>:

void updateLCD(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
    if (lcd_cache.status != STATUS) {
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <updateLCD+0x4c>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <updateLCD+0x50>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d005      	beq.n	8000d9c <updateLCD+0x1c>
        LCD_Reset_Cache();
 8000d90:	f7ff ffda 	bl	8000d48 <LCD_Reset_Cache>
        lcd_cache.status = STATUS;
 8000d94:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <updateLCD+0x50>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a0c      	ldr	r2, [pc, #48]	; (8000dcc <updateLCD+0x4c>)
 8000d9a:	6013      	str	r3, [r2, #0]
    }

    switch (STATUS) {
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <updateLCD+0x50>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	d00c      	beq.n	8000dbe <updateLCD+0x3e>
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	dc0d      	bgt.n	8000dc4 <updateLCD+0x44>
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d002      	beq.n	8000db2 <updateLCD+0x32>
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d003      	beq.n	8000db8 <updateLCD+0x38>
            break;
        case ERROR:
            LCD_Draw_Error();
            break;
        default:
            break;
 8000db0:	e008      	b.n	8000dc4 <updateLCD+0x44>
            LCD_Draw_Auto();
 8000db2:	f7ff fec1 	bl	8000b38 <LCD_Draw_Auto>
            break;
 8000db6:	e006      	b.n	8000dc6 <updateLCD+0x46>
            LCD_Draw_Manual();
 8000db8:	f7ff ff18 	bl	8000bec <LCD_Draw_Manual>
            break;
 8000dbc:	e003      	b.n	8000dc6 <updateLCD+0x46>
            LCD_Draw_Error();
 8000dbe:	f7ff ff97 	bl	8000cf0 <LCD_Draw_Error>
            break;
 8000dc2:	e000      	b.n	8000dc6 <updateLCD+0x46>
            break;
 8000dc4:	bf00      	nop
    }
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000064 	.word	0x20000064
 8000dd0:	2000013c 	.word	0x2000013c

08000dd4 <setTimer>:
// Khai báo mảng đếm và cờ
int timer_counter[TIMER_LIMIT];
int timer_flag[TIMER_LIMIT];

// Hàm cài đặt timer
void setTimer(int index, int duration) {
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
    // duration là thời gian (ms), TICK là chu kỳ ngắt (ms)
    timer_counter[index] = duration / TICK;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	4a09      	ldr	r2, [pc, #36]	; (8000e08 <setTimer+0x34>)
 8000de2:	fb82 1203 	smull	r1, r2, r2, r3
 8000de6:	1092      	asrs	r2, r2, #2
 8000de8:	17db      	asrs	r3, r3, #31
 8000dea:	1ad2      	subs	r2, r2, r3
 8000dec:	4907      	ldr	r1, [pc, #28]	; (8000e0c <setTimer+0x38>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 8000df4:	4a06      	ldr	r2, [pc, #24]	; (8000e10 <setTimer+0x3c>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	66666667 	.word	0x66666667
 8000e0c:	20000170 	.word	0x20000170
 8000e10:	20000198 	.word	0x20000198

08000e14 <timer_run>:

// Hàm chạy trong ngắt timer (System Tick)
void timer_run() {
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
    for (int i = 0; i < TIMER_LIMIT; i++) {
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	e01c      	b.n	8000e5a <timer_run+0x46>
        if (timer_counter[i] > 0) {
 8000e20:	4a12      	ldr	r2, [pc, #72]	; (8000e6c <timer_run+0x58>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	dd13      	ble.n	8000e54 <timer_run+0x40>
            timer_counter[i]--;
 8000e2c:	4a0f      	ldr	r2, [pc, #60]	; (8000e6c <timer_run+0x58>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e34:	1e5a      	subs	r2, r3, #1
 8000e36:	490d      	ldr	r1, [pc, #52]	; (8000e6c <timer_run+0x58>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 8000e3e:	4a0b      	ldr	r2, [pc, #44]	; (8000e6c <timer_run+0x58>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	dc04      	bgt.n	8000e54 <timer_run+0x40>
                timer_flag[i] = 1;
 8000e4a:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <timer_run+0x5c>)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2101      	movs	r1, #1
 8000e50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < TIMER_LIMIT; i++) {
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3301      	adds	r3, #1
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b09      	cmp	r3, #9
 8000e5e:	dddf      	ble.n	8000e20 <timer_run+0xc>
            }
        }
    }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	20000170 	.word	0x20000170
 8000e70:	20000198 	.word	0x20000198

08000e74 <getTimerFlag>:

// Hàm kiểm tra cờ timer (trả về int để khớp với header)
int getTimerFlag(int index) {
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
    if (timer_flag[index] == 1) {
 8000e7c:	4a09      	ldr	r2, [pc, #36]	; (8000ea4 <getTimerFlag+0x30>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d106      	bne.n	8000e96 <getTimerFlag+0x22>
        timer_flag[index] = 0;
 8000e88:	4a06      	ldr	r2, [pc, #24]	; (8000ea4 <getTimerFlag+0x30>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e000      	b.n	8000e98 <getTimerFlag+0x24>
    }
    return 0;
 8000e96:	2300      	movs	r3, #0
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000198 	.word	0x20000198

08000ea8 <writeTrafficLight1>:
#include "STATUS_LIGHT.h"
#include "GLOBAL.h"
#include "main.h"

// Hàm gửi tín hiệu 2 bit
void writeTrafficLight1(int color_code) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LIGHT1_PIN_A_GPIO_Port, LIGHT1_PIN_A_Pin, (color_code & 0x01) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	bf0c      	ite	eq
 8000eba:	2301      	moveq	r3, #1
 8000ebc:	2300      	movne	r3, #0
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ec6:	480a      	ldr	r0, [pc, #40]	; (8000ef0 <writeTrafficLight1+0x48>)
 8000ec8:	f000 ff5f 	bl	8001d8a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LIGHT1_PIN_B_GPIO_Port, LIGHT1_PIN_B_Pin, (color_code & 0x02) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2301      	moveq	r3, #1
 8000ed8:	2300      	movne	r3, #0
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	461a      	mov	r2, r3
 8000ede:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee2:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <writeTrafficLight1+0x48>)
 8000ee4:	f000 ff51 	bl	8001d8a <HAL_GPIO_WritePin>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40010800 	.word	0x40010800

08000ef4 <writeTrafficLight2>:

void writeTrafficLight2(int color_code) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LIGHT2_PIN_A_GPIO_Port, LIGHT2_PIN_A_Pin, (color_code & 0x01) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	bf0c      	ite	eq
 8000f06:	2301      	moveq	r3, #1
 8000f08:	2300      	movne	r3, #0
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	2110      	movs	r1, #16
 8000f10:	480a      	ldr	r0, [pc, #40]	; (8000f3c <writeTrafficLight2+0x48>)
 8000f12:	f000 ff3a 	bl	8001d8a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LIGHT2_PIN_B_GPIO_Port, LIGHT2_PIN_B_Pin, (color_code & 0x02) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	bf0c      	ite	eq
 8000f20:	2301      	moveq	r3, #1
 8000f22:	2300      	movne	r3, #0
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	461a      	mov	r2, r3
 8000f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f2c:	4803      	ldr	r0, [pc, #12]	; (8000f3c <writeTrafficLight2+0x48>)
 8000f2e:	f000 ff2c 	bl	8001d8a <HAL_GPIO_WritePin>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40010c00 	.word	0x40010c00

08000f40 <setTrafficLight>:
#define CODE_OFF    3
#define CODE_YELLOW 1
#define CODE_GREEN 	2
#define CODE_RED  	0

void setTrafficLight(int state) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3b0a      	subs	r3, #10
 8000f4c:	2b07      	cmp	r3, #7
 8000f4e:	d84b      	bhi.n	8000fe8 <setTrafficLight+0xa8>
 8000f50:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <setTrafficLight+0x18>)
 8000f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f56:	bf00      	nop
 8000f58:	08000f79 	.word	0x08000f79
 8000f5c:	08000f87 	.word	0x08000f87
 8000f60:	08000f95 	.word	0x08000f95
 8000f64:	08000fa3 	.word	0x08000fa3
 8000f68:	08000fb1 	.word	0x08000fb1
 8000f6c:	08000fbf 	.word	0x08000fbf
 8000f70:	08000fcd 	.word	0x08000fcd
 8000f74:	08000fdb 	.word	0x08000fdb
    switch (state) {
        case STATE_RED1_GREEN2:
            writeTrafficLight1(CODE_RED);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff ff95 	bl	8000ea8 <writeTrafficLight1>
            writeTrafficLight2(CODE_GREEN);
 8000f7e:	2002      	movs	r0, #2
 8000f80:	f7ff ffb8 	bl	8000ef4 <writeTrafficLight2>
            break;
 8000f84:	e031      	b.n	8000fea <setTrafficLight+0xaa>

        case STATE_RED1_YELLOW2:
            writeTrafficLight1(CODE_RED);
 8000f86:	2000      	movs	r0, #0
 8000f88:	f7ff ff8e 	bl	8000ea8 <writeTrafficLight1>
            writeTrafficLight2(CODE_YELLOW);
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff ffb1 	bl	8000ef4 <writeTrafficLight2>
            break;
 8000f92:	e02a      	b.n	8000fea <setTrafficLight+0xaa>

        case STATE_GREEN1_RED2:
            writeTrafficLight1(CODE_GREEN);
 8000f94:	2002      	movs	r0, #2
 8000f96:	f7ff ff87 	bl	8000ea8 <writeTrafficLight1>
            writeTrafficLight2(CODE_RED);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f7ff ffaa 	bl	8000ef4 <writeTrafficLight2>
            break;
 8000fa0:	e023      	b.n	8000fea <setTrafficLight+0xaa>

        case STATE_YELLOW1_RED2:
            writeTrafficLight1(CODE_YELLOW);
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f7ff ff80 	bl	8000ea8 <writeTrafficLight1>
            writeTrafficLight2(CODE_RED);
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f7ff ffa3 	bl	8000ef4 <writeTrafficLight2>
            break;
 8000fae:	e01c      	b.n	8000fea <setTrafficLight+0xaa>

        case STATE_ALL_OFF:
            writeTrafficLight1(CODE_OFF);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f7ff ff79 	bl	8000ea8 <writeTrafficLight1>
            writeTrafficLight2(CODE_OFF);
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	f7ff ff9c 	bl	8000ef4 <writeTrafficLight2>
            break;
 8000fbc:	e015      	b.n	8000fea <setTrafficLight+0xaa>
        case STATE_ALL_YELLOW:
			writeTrafficLight1(CODE_YELLOW);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f7ff ff72 	bl	8000ea8 <writeTrafficLight1>
			writeTrafficLight2(CODE_YELLOW);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f7ff ff95 	bl	8000ef4 <writeTrafficLight2>
			break;
 8000fca:	e00e      	b.n	8000fea <setTrafficLight+0xaa>
        case STATE_ALL_RED:
			writeTrafficLight1(CODE_RED);
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f7ff ff6b 	bl	8000ea8 <writeTrafficLight1>
			writeTrafficLight2(CODE_RED);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ff8e 	bl	8000ef4 <writeTrafficLight2>
			break;
 8000fd8:	e007      	b.n	8000fea <setTrafficLight+0xaa>
        case STATE_ALL_GREEN:
			writeTrafficLight1(CODE_GREEN);
 8000fda:	2002      	movs	r0, #2
 8000fdc:	f7ff ff64 	bl	8000ea8 <writeTrafficLight1>
			writeTrafficLight2(CODE_GREEN);
 8000fe0:	2002      	movs	r0, #2
 8000fe2:	f7ff ff87 	bl	8000ef4 <writeTrafficLight2>
			break;
 8000fe6:	e000      	b.n	8000fea <setTrafficLight+0xaa>
        default:
            break;
 8000fe8:	bf00      	nop
    }
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff8:	f000 fb98 	bl	800172c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffc:	f000 f85a 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001000:	f000 f93e 	bl	8001280 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001004:	f000 f912 	bl	800122c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001008:	f000 f8c4 	bl	8001194 <MX_TIM2_Init>
  MX_I2C1_Init();
 800100c:	f000 f894 	bl	8001138 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001010:	4824      	ldr	r0, [pc, #144]	; (80010a4 <main+0xb0>)
 8001012:	f002 f807 	bl	8003024 <HAL_TIM_Base_Start_IT>

  // Khoi tao LCD
  lcd_init();
 8001016:	f7ff fd0f 	bl	8000a38 <lcd_init>
  lcd_put_cur(0, 0);
 800101a:	2100      	movs	r1, #0
 800101c:	2000      	movs	r0, #0
 800101e:	f7ff fcec 	bl	80009fa <lcd_put_cur>
  lcd_send_string(" TRAFFIC LIGHT ");
 8001022:	4821      	ldr	r0, [pc, #132]	; (80010a8 <main+0xb4>)
 8001024:	f7ff fd42 	bl	8000aac <lcd_send_string>
  lcd_put_cur(1, 0);
 8001028:	2100      	movs	r1, #0
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff fce5 	bl	80009fa <lcd_put_cur>
  lcd_send_string(" SYSTEM START  ");
 8001030:	481e      	ldr	r0, [pc, #120]	; (80010ac <main+0xb8>)
 8001032:	f7ff fd3b 	bl	8000aac <lcd_send_string>
  HAL_Delay(2000);
 8001036:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800103a:	f000 fbd9 	bl	80017f0 <HAL_Delay>
  lcd_clear();
 800103e:	f7ff fcc3 	bl	80009c8 <lcd_clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  STATUS = INIT;
 8001042:	4b1b      	ldr	r3, [pc, #108]	; (80010b0 <main+0xbc>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
  setTimer(TIMER_1SEC_DISPLAY, 1000);
 8001048:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800104c:	2000      	movs	r0, #0
 800104e:	f7ff fec1 	bl	8000dd4 <setTimer>
  setTimer(TIMER_BLINK, 500);
 8001052:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001056:	2002      	movs	r0, #2
 8001058:	f7ff febc 	bl	8000dd4 <setTimer>
  setTimer(TIMER_INIT, 100);
 800105c:	2164      	movs	r1, #100	; 0x64
 800105e:	2003      	movs	r0, #3
 8001060:	f7ff feb8 	bl	8000dd4 <setTimer>

  while (1)
  {
	  switch (STATUS) {
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <main+0xbc>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b03      	cmp	r3, #3
 800106a:	d817      	bhi.n	800109c <main+0xa8>
 800106c:	a201      	add	r2, pc, #4	; (adr r2, 8001074 <main+0x80>)
 800106e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001072:	bf00      	nop
 8001074:	08001085 	.word	0x08001085
 8001078:	0800108b 	.word	0x0800108b
 800107c:	08001091 	.word	0x08001091
 8001080:	08001097 	.word	0x08001097
		  case INIT:
			   FSM_INIT_RUN();
 8001084:	f7ff fabe 	bl	8000604 <FSM_INIT_RUN>
			   break;
 8001088:	e008      	b.n	800109c <main+0xa8>
		  case AUTO:
			   FSM_AUTO_RUN();
 800108a:	f7ff f97f 	bl	800038c <FSM_AUTO_RUN>
			   break;
 800108e:	e005      	b.n	800109c <main+0xa8>
		  case MANUAL:
			   FSM_MANUAL_RUN();
 8001090:	f7ff faf2 	bl	8000678 <FSM_MANUAL_RUN>
			   break;
 8001094:	e002      	b.n	800109c <main+0xa8>
		  case ERROR:
			   FSM_ERROR_RUN();
 8001096:	f7ff fa5b 	bl	8000550 <FSM_ERROR_RUN>
			   break;
 800109a:	bf00      	nop
	 }
	  updateLCD();
 800109c:	f7ff fe70 	bl	8000d80 <updateLCD>
	  switch (STATUS) {
 80010a0:	e7e0      	b.n	8001064 <main+0x70>
 80010a2:	bf00      	nop
 80010a4:	20000214 	.word	0x20000214
 80010a8:	080042a4 	.word	0x080042a4
 80010ac:	080042b4 	.word	0x080042b4
 80010b0:	2000013c 	.word	0x2000013c

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b090      	sub	sp, #64	; 0x40
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0318 	add.w	r3, r7, #24
 80010be:	2228      	movs	r2, #40	; 0x28
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 fc58 	bl	8003978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
 80010d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d6:	2302      	movs	r3, #2
 80010d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010da:	2301      	movs	r3, #1
 80010dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010de:	2310      	movs	r3, #16
 80010e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e2:	2302      	movs	r3, #2
 80010e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010e6:	2300      	movs	r3, #0
 80010e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80010ea:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80010ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f0:	f107 0318 	add.w	r3, r7, #24
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 fb37 	bl	8002768 <HAL_RCC_OscConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001100:	f000 f98e 	bl	8001420 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001104:	230f      	movs	r3, #15
 8001106:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001108:	2302      	movs	r3, #2
 800110a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001110:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001114:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2102      	movs	r1, #2
 800111e:	4618      	mov	r0, r3
 8001120:	f001 fda2 	bl	8002c68 <HAL_RCC_ClockConfig>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800112a:	f000 f979 	bl	8001420 <Error_Handler>
  }
}
 800112e:	bf00      	nop
 8001130:	3740      	adds	r7, #64	; 0x40
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800113c:	4b12      	ldr	r3, [pc, #72]	; (8001188 <MX_I2C1_Init+0x50>)
 800113e:	4a13      	ldr	r2, [pc, #76]	; (800118c <MX_I2C1_Init+0x54>)
 8001140:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <MX_I2C1_Init+0x50>)
 8001144:	4a12      	ldr	r2, [pc, #72]	; (8001190 <MX_I2C1_Init+0x58>)
 8001146:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001148:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <MX_I2C1_Init+0x50>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_I2C1_Init+0x50>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <MX_I2C1_Init+0x50>)
 8001156:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800115c:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <MX_I2C1_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <MX_I2C1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <MX_I2C1_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <MX_I2C1_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001174:	4804      	ldr	r0, [pc, #16]	; (8001188 <MX_I2C1_Init+0x50>)
 8001176:	f000 fe5b 	bl	8001e30 <HAL_I2C_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001180:	f000 f94e 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200001c0 	.word	0x200001c0
 800118c:	40005400 	.word	0x40005400
 8001190:	000186a0 	.word	0x000186a0

08001194 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800119a:	f107 0308 	add.w	r3, r7, #8
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a8:	463b      	mov	r3, r7
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011b0:	4b1d      	ldr	r3, [pc, #116]	; (8001228 <MX_TIM2_Init+0x94>)
 80011b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 80011b8:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <MX_TIM2_Init+0x94>)
 80011ba:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80011be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c0:	4b19      	ldr	r3, [pc, #100]	; (8001228 <MX_TIM2_Init+0x94>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80011c6:	4b18      	ldr	r3, [pc, #96]	; (8001228 <MX_TIM2_Init+0x94>)
 80011c8:	2209      	movs	r2, #9
 80011ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011cc:	4b16      	ldr	r3, [pc, #88]	; (8001228 <MX_TIM2_Init+0x94>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <MX_TIM2_Init+0x94>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011d8:	4813      	ldr	r0, [pc, #76]	; (8001228 <MX_TIM2_Init+0x94>)
 80011da:	f001 fed3 	bl	8002f84 <HAL_TIM_Base_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011e4:	f000 f91c 	bl	8001420 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	4619      	mov	r1, r3
 80011f4:	480c      	ldr	r0, [pc, #48]	; (8001228 <MX_TIM2_Init+0x94>)
 80011f6:	f002 f857 	bl	80032a8 <HAL_TIM_ConfigClockSource>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001200:	f000 f90e 	bl	8001420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800120c:	463b      	mov	r3, r7
 800120e:	4619      	mov	r1, r3
 8001210:	4805      	ldr	r0, [pc, #20]	; (8001228 <MX_TIM2_Init+0x94>)
 8001212:	f002 fa39 	bl	8003688 <HAL_TIMEx_MasterConfigSynchronization>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800121c:	f000 f900 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000214 	.word	0x20000214

0800122c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001232:	4a12      	ldr	r2, [pc, #72]	; (800127c <MX_USART2_UART_Init+0x50>)
 8001234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001238:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800123c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001250:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001252:	220c      	movs	r2, #12
 8001254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001262:	4805      	ldr	r0, [pc, #20]	; (8001278 <MX_USART2_UART_Init+0x4c>)
 8001264:	f002 fa80 	bl	8003768 <HAL_UART_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800126e:	f000 f8d7 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2000025c 	.word	0x2000025c
 800127c:	40004400 	.word	0x40004400

08001280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	; 0x28
 8001284:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001294:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <MX_GPIO_Init+0x144>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a4a      	ldr	r2, [pc, #296]	; (80013c4 <MX_GPIO_Init+0x144>)
 800129a:	f043 0304 	orr.w	r3, r3, #4
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b48      	ldr	r3, [pc, #288]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0304 	and.w	r3, r3, #4
 80012a8:	613b      	str	r3, [r7, #16]
 80012aa:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80012ac:	4b45      	ldr	r3, [pc, #276]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a44      	ldr	r2, [pc, #272]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012b2:	f043 0308 	orr.w	r3, r3, #8
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b42      	ldr	r3, [pc, #264]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0308 	and.w	r3, r3, #8
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012c4:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a3e      	ldr	r2, [pc, #248]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012ca:	f043 0310 	orr.w	r3, r3, #16
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0310 	and.w	r3, r3, #16
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012dc:	4b39      	ldr	r3, [pc, #228]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a38      	ldr	r2, [pc, #224]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012e2:	f043 0320 	orr.w	r3, r3, #32
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b36      	ldr	r3, [pc, #216]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f003 0320 	and.w	r3, r3, #32
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]

	// REMAP JTAG
	__HAL_RCC_AFIO_CLK_ENABLE();
 80012f4:	4b33      	ldr	r3, [pc, #204]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	4a32      	ldr	r2, [pc, #200]	; (80013c4 <MX_GPIO_Init+0x144>)
 80012fa:	f043 0301 	orr.w	r3, r3, #1
 80012fe:	6193      	str	r3, [r2, #24]
 8001300:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <MX_GPIO_Init+0x144>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	603b      	str	r3, [r7, #0]
 800130a:	683b      	ldr	r3, [r7, #0]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 800130c:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <MX_GPIO_Init+0x148>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	627b      	str	r3, [r7, #36]	; 0x24
 8001312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001314:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
 800131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
 8001322:	4a29      	ldr	r2, [pc, #164]	; (80013c8 <MX_GPIO_Init+0x148>)
 8001324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001326:	6053      	str	r3, [r2, #4]

	/* Reset Output Pins */
	HAL_GPIO_WritePin(GPIOA, BLINKY_Pin|LIGHT1_PIN_A_Pin|LIGHT1_PIN_B_Pin, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 7148 	mov.w	r1, #800	; 0x320
 800132e:	4827      	ldr	r0, [pc, #156]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001330:	f000 fd2b 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LIGHT2_PIN_A_Pin|LIGHT2_PIN_B_Pin, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800133a:	4825      	ldr	r0, [pc, #148]	; (80013d0 <MX_GPIO_Init+0x150>)
 800133c:	f000 fd25 	bl	8001d8a <HAL_GPIO_WritePin>

	/* BUTTONS INPUTS (Sử dụng tên trong main.h) */
	GPIO_InitStruct.Pin = BTN_MODE_Pin|BTN_UP_Pin|BTN_DOWN_Pin;
 8001340:	2313      	movs	r3, #19
 8001342:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001348:	2301      	movs	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	4619      	mov	r1, r3
 8001352:	481e      	ldr	r0, [pc, #120]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001354:	f000 fb7e 	bl	8001a54 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = BTN_ER_Pin;
 8001358:	2301      	movs	r3, #1
 800135a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135c:	2300      	movs	r3, #0
 800135e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001360:	2301      	movs	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); // Chân PB0
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4819      	ldr	r0, [pc, #100]	; (80013d0 <MX_GPIO_Init+0x150>)
 800136c:	f000 fb72 	bl	8001a54 <HAL_GPIO_Init>

	/* OUTPUTS (Blinky - PA5) */
	GPIO_InitStruct.Pin = BLINKY_Pin;
 8001370:	2320      	movs	r3, #32
 8001372:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001374:	2301      	movs	r3, #1
 8001376:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2302      	movs	r3, #2
 800137a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4812      	ldr	r0, [pc, #72]	; (80013cc <MX_GPIO_Init+0x14c>)
 8001384:	f000 fb66 	bl	8001a54 <HAL_GPIO_Init>

	/* OUTPUTS (Traffic Lights 2-bit) */
	GPIO_InitStruct.Pin = BLINKY_Pin | LIGHT1_PIN_A_Pin | LIGHT1_PIN_B_Pin;
 8001388:	f44f 7348 	mov.w	r3, #800	; 0x320
 800138c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138e:	2301      	movs	r3, #1
 8001390:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2302      	movs	r3, #2
 8001394:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	480b      	ldr	r0, [pc, #44]	; (80013cc <MX_GPIO_Init+0x14c>)
 800139e:	f000 fb59 	bl	8001a54 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LIGHT2_PIN_A_Pin | LIGHT2_PIN_B_Pin;
 80013a2:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80013a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2302      	movs	r3, #2
 80013ae:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	; (80013d0 <MX_GPIO_Init+0x150>)
 80013b8:	f000 fb4c 	bl	8001a54 <HAL_GPIO_Init>
}
 80013bc:	bf00      	nop
 80013be:	3728      	adds	r7, #40	; 0x28
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010000 	.word	0x40010000
 80013cc:	40010800 	.word	0x40010800
 80013d0:	40010c00 	.word	0x40010c00

080013d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
int count_debug = 100;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2) {
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013e4:	d113      	bne.n	800140e <HAL_TIM_PeriodElapsedCallback+0x3a>
        GetKeyInput();
 80013e6:	f7fe ff13 	bl	8000210 <GetKeyInput>
        timer_run();
 80013ea:	f7ff fd13 	bl	8000e14 <timer_run>

        count_debug--;
 80013ee:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	4a08      	ldr	r2, [pc, #32]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013f6:	6013      	str	r3, [r2, #0]
        if(count_debug <= 0) {
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc06      	bgt.n	800140e <HAL_TIM_PeriodElapsedCallback+0x3a>
            count_debug = 100;
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001402:	2264      	movs	r2, #100	; 0x64
 8001404:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(BLINKY_GPIO_Port, BLINKY_Pin);
 8001406:	2120      	movs	r1, #32
 8001408:	4804      	ldr	r0, [pc, #16]	; (800141c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800140a:	f000 fcd6 	bl	8001dba <HAL_GPIO_TogglePin>
        }
    }
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000080 	.word	0x20000080
 800141c:	40010800 	.word	0x40010800

08001420 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001424:	b672      	cpsid	i
}
 8001426:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001428:	e7fe      	b.n	8001428 <Error_Handler+0x8>
	...

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001432:	4b15      	ldr	r3, [pc, #84]	; (8001488 <HAL_MspInit+0x5c>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	4a14      	ldr	r2, [pc, #80]	; (8001488 <HAL_MspInit+0x5c>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6193      	str	r3, [r2, #24]
 800143e:	4b12      	ldr	r3, [pc, #72]	; (8001488 <HAL_MspInit+0x5c>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <HAL_MspInit+0x5c>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	4a0e      	ldr	r2, [pc, #56]	; (8001488 <HAL_MspInit+0x5c>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001454:	61d3      	str	r3, [r2, #28]
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <HAL_MspInit+0x5c>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <HAL_MspInit+0x60>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	4a04      	ldr	r2, [pc, #16]	; (800148c <HAL_MspInit+0x60>)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000
 800148c:	40010000 	.word	0x40010000

08001490 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	; 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a1d      	ldr	r2, [pc, #116]	; (8001520 <HAL_I2C_MspInit+0x90>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d132      	bne.n	8001516 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <HAL_I2C_MspInit+0x94>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a1b      	ldr	r2, [pc, #108]	; (8001524 <HAL_I2C_MspInit+0x94>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_I2C_MspInit+0x94>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ce:	2312      	movs	r3, #18
 80014d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	4812      	ldr	r0, [pc, #72]	; (8001528 <HAL_I2C_MspInit+0x98>)
 80014de:	f000 fab9 	bl	8001a54 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80014e2:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_I2C_MspInit+0x9c>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24
 80014f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f2:	f043 0302 	orr.w	r3, r3, #2
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
 80014f8:	4a0c      	ldr	r2, [pc, #48]	; (800152c <HAL_I2C_MspInit+0x9c>)
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <HAL_I2C_MspInit+0x94>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a08      	ldr	r2, [pc, #32]	; (8001524 <HAL_I2C_MspInit+0x94>)
 8001504:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001508:	61d3      	str	r3, [r2, #28]
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_I2C_MspInit+0x94>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	; 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40005400 	.word	0x40005400
 8001524:	40021000 	.word	0x40021000
 8001528:	40010c00 	.word	0x40010c00
 800152c:	40010000 	.word	0x40010000

08001530 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001540:	d113      	bne.n	800156a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <HAL_TIM_Base_MspInit+0x44>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <HAL_TIM_Base_MspInit+0x44>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	61d3      	str	r3, [r2, #28]
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <HAL_TIM_Base_MspInit+0x44>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	201c      	movs	r0, #28
 8001560:	f000 fa41 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001564:	201c      	movs	r0, #28
 8001566:	f000 fa5a 	bl	8001a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000

08001578 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a15      	ldr	r2, [pc, #84]	; (80015e8 <HAL_UART_MspInit+0x70>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d123      	bne.n	80015e0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <HAL_UART_MspInit+0x74>)
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	4a13      	ldr	r2, [pc, #76]	; (80015ec <HAL_UART_MspInit+0x74>)
 800159e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a2:	61d3      	str	r3, [r2, #28]
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <HAL_UART_MspInit+0x74>)
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <HAL_UART_MspInit+0x74>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	; (80015ec <HAL_UART_MspInit+0x74>)
 80015b6:	f043 0304 	orr.w	r3, r3, #4
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_UART_MspInit+0x74>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015c8:	230c      	movs	r3, #12
 80015ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015cc:	2302      	movs	r3, #2
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2302      	movs	r3, #2
 80015d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4619      	mov	r1, r3
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <HAL_UART_MspInit+0x78>)
 80015dc:	f000 fa3a 	bl	8001a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015e0:	bf00      	nop
 80015e2:	3720      	adds	r7, #32
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40004400 	.word	0x40004400
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40010800 	.word	0x40010800

080015f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <NMI_Handler+0x4>

080015fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fe:	e7fe      	b.n	80015fe <HardFault_Handler+0x4>

08001600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <MemManage_Handler+0x4>

08001606 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160a:	e7fe      	b.n	800160a <BusFault_Handler+0x4>

0800160c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <UsageFault_Handler+0x4>

08001612 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800163a:	f000 f8bd 	bl	80017b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001648:	4802      	ldr	r0, [pc, #8]	; (8001654 <TIM2_IRQHandler+0x10>)
 800164a:	f001 fd3d 	bl	80030c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000214 	.word	0x20000214

08001658 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800165c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001660:	f000 fbc4 	bl	8001dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}

08001668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001670:	4a14      	ldr	r2, [pc, #80]	; (80016c4 <_sbrk+0x5c>)
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <_sbrk+0x60>)
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <_sbrk+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d102      	bne.n	800168a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <_sbrk+0x64>)
 8001686:	4a12      	ldr	r2, [pc, #72]	; (80016d0 <_sbrk+0x68>)
 8001688:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	429a      	cmp	r2, r3
 8001696:	d207      	bcs.n	80016a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001698:	f002 f944 	bl	8003924 <__errno>
 800169c:	4603      	mov	r3, r0
 800169e:	220c      	movs	r2, #12
 80016a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016a2:	f04f 33ff 	mov.w	r3, #4294967295
 80016a6:	e009      	b.n	80016bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <_sbrk+0x64>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ae:	4b07      	ldr	r3, [pc, #28]	; (80016cc <_sbrk+0x64>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	4a05      	ldr	r2, [pc, #20]	; (80016cc <_sbrk+0x64>)
 80016b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ba:	68fb      	ldr	r3, [r7, #12]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20005000 	.word	0x20005000
 80016c8:	00000400 	.word	0x00000400
 80016cc:	20000164 	.word	0x20000164
 80016d0:	200002b8 	.word	0x200002b8

080016d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e0:	f7ff fff8 	bl	80016d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480b      	ldr	r0, [pc, #44]	; (8001714 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016e6:	490c      	ldr	r1, [pc, #48]	; (8001718 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016e8:	4a0c      	ldr	r2, [pc, #48]	; (800171c <LoopFillZerobss+0x16>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a09      	ldr	r2, [pc, #36]	; (8001720 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016fc:	4c09      	ldr	r4, [pc, #36]	; (8001724 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170a:	f002 f911 	bl	8003930 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800170e:	f7ff fc71 	bl	8000ff4 <main>
  bx lr
 8001712:	4770      	bx	lr
  ldr r0, =_sdata
 8001714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001718:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 800171c:	0800432c 	.word	0x0800432c
  ldr r2, =_sbss
 8001720:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 8001724:	200002b8 	.word	0x200002b8

08001728 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001728:	e7fe      	b.n	8001728 <ADC1_2_IRQHandler>
	...

0800172c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <HAL_Init+0x28>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a07      	ldr	r2, [pc, #28]	; (8001754 <HAL_Init+0x28>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173c:	2003      	movs	r0, #3
 800173e:	f000 f947 	bl	80019d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001742:	2000      	movs	r0, #0
 8001744:	f000 f808 	bl	8001758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001748:	f7ff fe70 	bl	800142c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40022000 	.word	0x40022000

08001758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_InitTick+0x54>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_InitTick+0x58>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f000 f95f 	bl	8001a3a <HAL_SYSTICK_Config>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e00e      	b.n	80017a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b0f      	cmp	r3, #15
 800178a:	d80a      	bhi.n	80017a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800178c:	2200      	movs	r2, #0
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	f000 f927 	bl	80019e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001798:	4a06      	ldr	r2, [pc, #24]	; (80017b4 <HAL_InitTick+0x5c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000084 	.word	0x20000084
 80017b0:	2000008c 	.word	0x2000008c
 80017b4:	20000088 	.word	0x20000088

080017b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017bc:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <HAL_IncTick+0x1c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <HAL_IncTick+0x20>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4413      	add	r3, r2
 80017c8:	4a03      	ldr	r2, [pc, #12]	; (80017d8 <HAL_IncTick+0x20>)
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	2000008c 	.word	0x2000008c
 80017d8:	200002a4 	.word	0x200002a4

080017dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;
 80017e0:	4b02      	ldr	r3, [pc, #8]	; (80017ec <HAL_GetTick+0x10>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	200002a4 	.word	0x200002a4

080017f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f8:	f7ff fff0 	bl	80017dc <HAL_GetTick>
 80017fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001808:	d005      	beq.n	8001816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_Delay+0x44>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001816:	bf00      	nop
 8001818:	f7ff ffe0 	bl	80017dc <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d8f7      	bhi.n	8001818 <HAL_Delay+0x28>
  {
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	2000008c 	.word	0x2000008c

08001838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001854:	4013      	ands	r3, r2
 8001856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001860:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186a:	4a04      	ldr	r2, [pc, #16]	; (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	60d3      	str	r3, [r2, #12]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001884:	4b04      	ldr	r3, [pc, #16]	; (8001898 <__NVIC_GetPriorityGrouping+0x18>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	0a1b      	lsrs	r3, r3, #8
 800188a:	f003 0307 	and.w	r3, r3, #7
}
 800188e:	4618      	mov	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	db0b      	blt.n	80018c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	f003 021f 	and.w	r2, r3, #31
 80018b4:	4906      	ldr	r1, [pc, #24]	; (80018d0 <__NVIC_EnableIRQ+0x34>)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	095b      	lsrs	r3, r3, #5
 80018bc:	2001      	movs	r0, #1
 80018be:	fa00 f202 	lsl.w	r2, r0, r2
 80018c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100

080018d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	6039      	str	r1, [r7, #0]
 80018de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	db0a      	blt.n	80018fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	490c      	ldr	r1, [pc, #48]	; (8001920 <__NVIC_SetPriority+0x4c>)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	0112      	lsls	r2, r2, #4
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	440b      	add	r3, r1
 80018f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018fc:	e00a      	b.n	8001914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4908      	ldr	r1, [pc, #32]	; (8001924 <__NVIC_SetPriority+0x50>)
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	3b04      	subs	r3, #4
 800190c:	0112      	lsls	r2, r2, #4
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	440b      	add	r3, r1
 8001912:	761a      	strb	r2, [r3, #24]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000e100 	.word	0xe000e100
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001928:	b480      	push	{r7}
 800192a:	b089      	sub	sp, #36	; 0x24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	f1c3 0307 	rsb	r3, r3, #7
 8001942:	2b04      	cmp	r3, #4
 8001944:	bf28      	it	cs
 8001946:	2304      	movcs	r3, #4
 8001948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3304      	adds	r3, #4
 800194e:	2b06      	cmp	r3, #6
 8001950:	d902      	bls.n	8001958 <NVIC_EncodePriority+0x30>
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3b03      	subs	r3, #3
 8001956:	e000      	b.n	800195a <NVIC_EncodePriority+0x32>
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	f04f 32ff 	mov.w	r2, #4294967295
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43da      	mvns	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	401a      	ands	r2, r3
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001970:	f04f 31ff 	mov.w	r1, #4294967295
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	43d9      	mvns	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	4313      	orrs	r3, r2
         );
}
 8001982:	4618      	mov	r0, r3
 8001984:	3724      	adds	r7, #36	; 0x24
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr

0800198c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800199c:	d301      	bcc.n	80019a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800199e:	2301      	movs	r3, #1
 80019a0:	e00f      	b.n	80019c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <SysTick_Config+0x40>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019aa:	210f      	movs	r1, #15
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f7ff ff90 	bl	80018d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <SysTick_Config+0x40>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ba:	4b04      	ldr	r3, [pc, #16]	; (80019cc <SysTick_Config+0x40>)
 80019bc:	2207      	movs	r2, #7
 80019be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	e000e010 	.word	0xe000e010

080019d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff ff2d 	bl	8001838 <__NVIC_SetPriorityGrouping>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f8:	f7ff ff42 	bl	8001880 <__NVIC_GetPriorityGrouping>
 80019fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	68b9      	ldr	r1, [r7, #8]
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f7ff ff90 	bl	8001928 <NVIC_EncodePriority>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff5f 	bl	80018d4 <__NVIC_SetPriority>
}
 8001a16:	bf00      	nop
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff35 	bl	800189c <__NVIC_EnableIRQ>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffa2 	bl	800198c <SysTick_Config>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b08b      	sub	sp, #44	; 0x2c
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a62:	2300      	movs	r3, #0
 8001a64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a66:	e169      	b.n	8001d3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	69fa      	ldr	r2, [r7, #28]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	f040 8158 	bne.w	8001d36 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	4a9a      	ldr	r2, [pc, #616]	; (8001cf4 <HAL_GPIO_Init+0x2a0>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d05e      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001a90:	4a98      	ldr	r2, [pc, #608]	; (8001cf4 <HAL_GPIO_Init+0x2a0>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d875      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001a96:	4a98      	ldr	r2, [pc, #608]	; (8001cf8 <HAL_GPIO_Init+0x2a4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d058      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001a9c:	4a96      	ldr	r2, [pc, #600]	; (8001cf8 <HAL_GPIO_Init+0x2a4>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d86f      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aa2:	4a96      	ldr	r2, [pc, #600]	; (8001cfc <HAL_GPIO_Init+0x2a8>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d052      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001aa8:	4a94      	ldr	r2, [pc, #592]	; (8001cfc <HAL_GPIO_Init+0x2a8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d869      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aae:	4a94      	ldr	r2, [pc, #592]	; (8001d00 <HAL_GPIO_Init+0x2ac>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d04c      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001ab4:	4a92      	ldr	r2, [pc, #584]	; (8001d00 <HAL_GPIO_Init+0x2ac>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d863      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aba:	4a92      	ldr	r2, [pc, #584]	; (8001d04 <HAL_GPIO_Init+0x2b0>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d046      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001ac0:	4a90      	ldr	r2, [pc, #576]	; (8001d04 <HAL_GPIO_Init+0x2b0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d85d      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001ac6:	2b12      	cmp	r3, #18
 8001ac8:	d82a      	bhi.n	8001b20 <HAL_GPIO_Init+0xcc>
 8001aca:	2b12      	cmp	r3, #18
 8001acc:	d859      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001ace:	a201      	add	r2, pc, #4	; (adr r2, 8001ad4 <HAL_GPIO_Init+0x80>)
 8001ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad4:	08001b4f 	.word	0x08001b4f
 8001ad8:	08001b29 	.word	0x08001b29
 8001adc:	08001b3b 	.word	0x08001b3b
 8001ae0:	08001b7d 	.word	0x08001b7d
 8001ae4:	08001b83 	.word	0x08001b83
 8001ae8:	08001b83 	.word	0x08001b83
 8001aec:	08001b83 	.word	0x08001b83
 8001af0:	08001b83 	.word	0x08001b83
 8001af4:	08001b83 	.word	0x08001b83
 8001af8:	08001b83 	.word	0x08001b83
 8001afc:	08001b83 	.word	0x08001b83
 8001b00:	08001b83 	.word	0x08001b83
 8001b04:	08001b83 	.word	0x08001b83
 8001b08:	08001b83 	.word	0x08001b83
 8001b0c:	08001b83 	.word	0x08001b83
 8001b10:	08001b83 	.word	0x08001b83
 8001b14:	08001b83 	.word	0x08001b83
 8001b18:	08001b31 	.word	0x08001b31
 8001b1c:	08001b45 	.word	0x08001b45
 8001b20:	4a79      	ldr	r2, [pc, #484]	; (8001d08 <HAL_GPIO_Init+0x2b4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d013      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b26:	e02c      	b.n	8001b82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	623b      	str	r3, [r7, #32]
          break;
 8001b2e:	e029      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	3304      	adds	r3, #4
 8001b36:	623b      	str	r3, [r7, #32]
          break;
 8001b38:	e024      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	3308      	adds	r3, #8
 8001b40:	623b      	str	r3, [r7, #32]
          break;
 8001b42:	e01f      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	330c      	adds	r3, #12
 8001b4a:	623b      	str	r3, [r7, #32]
          break;
 8001b4c:	e01a      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b56:	2304      	movs	r3, #4
 8001b58:	623b      	str	r3, [r7, #32]
          break;
 8001b5a:	e013      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d105      	bne.n	8001b70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b64:	2308      	movs	r3, #8
 8001b66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69fa      	ldr	r2, [r7, #28]
 8001b6c:	611a      	str	r2, [r3, #16]
          break;
 8001b6e:	e009      	b.n	8001b84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b70:	2308      	movs	r3, #8
 8001b72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	615a      	str	r2, [r3, #20]
          break;
 8001b7a:	e003      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
          break;
 8001b80:	e000      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          break;
 8001b82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2bff      	cmp	r3, #255	; 0xff
 8001b88:	d801      	bhi.n	8001b8e <HAL_GPIO_Init+0x13a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	e001      	b.n	8001b92 <HAL_GPIO_Init+0x13e>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3304      	adds	r3, #4
 8001b92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2bff      	cmp	r3, #255	; 0xff
 8001b98:	d802      	bhi.n	8001ba0 <HAL_GPIO_Init+0x14c>
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	e002      	b.n	8001ba6 <HAL_GPIO_Init+0x152>
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	3b08      	subs	r3, #8
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	210f      	movs	r1, #15
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	6a39      	ldr	r1, [r7, #32]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 80b1 	beq.w	8001d36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bd4:	4b4d      	ldr	r3, [pc, #308]	; (8001d0c <HAL_GPIO_Init+0x2b8>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a4c      	ldr	r2, [pc, #304]	; (8001d0c <HAL_GPIO_Init+0x2b8>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b4a      	ldr	r3, [pc, #296]	; (8001d0c <HAL_GPIO_Init+0x2b8>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bec:	4a48      	ldr	r2, [pc, #288]	; (8001d10 <HAL_GPIO_Init+0x2bc>)
 8001bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf0:	089b      	lsrs	r3, r3, #2
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	220f      	movs	r2, #15
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a40      	ldr	r2, [pc, #256]	; (8001d14 <HAL_GPIO_Init+0x2c0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d013      	beq.n	8001c40 <HAL_GPIO_Init+0x1ec>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a3f      	ldr	r2, [pc, #252]	; (8001d18 <HAL_GPIO_Init+0x2c4>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d00d      	beq.n	8001c3c <HAL_GPIO_Init+0x1e8>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a3e      	ldr	r2, [pc, #248]	; (8001d1c <HAL_GPIO_Init+0x2c8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d007      	beq.n	8001c38 <HAL_GPIO_Init+0x1e4>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a3d      	ldr	r2, [pc, #244]	; (8001d20 <HAL_GPIO_Init+0x2cc>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d101      	bne.n	8001c34 <HAL_GPIO_Init+0x1e0>
 8001c30:	2303      	movs	r3, #3
 8001c32:	e006      	b.n	8001c42 <HAL_GPIO_Init+0x1ee>
 8001c34:	2304      	movs	r3, #4
 8001c36:	e004      	b.n	8001c42 <HAL_GPIO_Init+0x1ee>
 8001c38:	2302      	movs	r3, #2
 8001c3a:	e002      	b.n	8001c42 <HAL_GPIO_Init+0x1ee>
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <HAL_GPIO_Init+0x1ee>
 8001c40:	2300      	movs	r3, #0
 8001c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c44:	f002 0203 	and.w	r2, r2, #3
 8001c48:	0092      	lsls	r2, r2, #2
 8001c4a:	4093      	lsls	r3, r2
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c52:	492f      	ldr	r1, [pc, #188]	; (8001d10 <HAL_GPIO_Init+0x2bc>)
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	089b      	lsrs	r3, r3, #2
 8001c58:	3302      	adds	r3, #2
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d006      	beq.n	8001c7a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c6c:	4b2d      	ldr	r3, [pc, #180]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	492c      	ldr	r1, [pc, #176]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	608b      	str	r3, [r1, #8]
 8001c78:	e006      	b.n	8001c88 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c7a:	4b2a      	ldr	r3, [pc, #168]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	4928      	ldr	r1, [pc, #160]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d006      	beq.n	8001ca2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c94:	4b23      	ldr	r3, [pc, #140]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c96:	68da      	ldr	r2, [r3, #12]
 8001c98:	4922      	ldr	r1, [pc, #136]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	60cb      	str	r3, [r1, #12]
 8001ca0:	e006      	b.n	8001cb0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ca2:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	491e      	ldr	r1, [pc, #120]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d006      	beq.n	8001cca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cbc:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	4918      	ldr	r1, [pc, #96]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
 8001cc8:	e006      	b.n	8001cd8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cca:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	4914      	ldr	r1, [pc, #80]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d021      	beq.n	8001d28 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	490e      	ldr	r1, [pc, #56]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	600b      	str	r3, [r1, #0]
 8001cf0:	e021      	b.n	8001d36 <HAL_GPIO_Init+0x2e2>
 8001cf2:	bf00      	nop
 8001cf4:	10320000 	.word	0x10320000
 8001cf8:	10310000 	.word	0x10310000
 8001cfc:	10220000 	.word	0x10220000
 8001d00:	10210000 	.word	0x10210000
 8001d04:	10120000 	.word	0x10120000
 8001d08:	10110000 	.word	0x10110000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40010000 	.word	0x40010000
 8001d14:	40010800 	.word	0x40010800
 8001d18:	40010c00 	.word	0x40010c00
 8001d1c:	40011000 	.word	0x40011000
 8001d20:	40011400 	.word	0x40011400
 8001d24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d28:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <HAL_GPIO_Init+0x304>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	4909      	ldr	r1, [pc, #36]	; (8001d58 <HAL_GPIO_Init+0x304>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	3301      	adds	r3, #1
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	fa22 f303 	lsr.w	r3, r2, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f47f ae8e 	bne.w	8001a68 <HAL_GPIO_Init+0x14>
  }
}
 8001d4c:	bf00      	nop
 8001d4e:	bf00      	nop
 8001d50:	372c      	adds	r7, #44	; 0x2c
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	40010400 	.word	0x40010400

08001d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e001      	b.n	8001d7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	807b      	strh	r3, [r7, #2]
 8001d96:	4613      	mov	r3, r2
 8001d98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d9a:	787b      	ldrb	r3, [r7, #1]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da0:	887a      	ldrh	r2, [r7, #2]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001da6:	e003      	b.n	8001db0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001da8:	887b      	ldrh	r3, [r7, #2]
 8001daa:	041a      	lsls	r2, r3, #16
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	611a      	str	r2, [r3, #16]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr

08001dba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b085      	sub	sp, #20
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dcc:	887a      	ldrh	r2, [r7, #2]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	041a      	lsls	r2, r3, #16
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43d9      	mvns	r1, r3
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	400b      	ands	r3, r1
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	611a      	str	r2, [r3, #16]
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001df6:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df8:	695a      	ldr	r2, [r3, #20]
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d006      	beq.n	8001e10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f806 	bl	8001e1c <HAL_GPIO_EXTI_Callback>
  }
}
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40010400 	.word	0x40010400

08001e1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e12b      	b.n	800209a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d106      	bne.n	8001e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff fb1a 	bl	8001490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2224      	movs	r2, #36	; 0x24
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0201 	bic.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e94:	f001 f830 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8001e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	4a81      	ldr	r2, [pc, #516]	; (80020a4 <HAL_I2C_Init+0x274>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d807      	bhi.n	8001eb4 <HAL_I2C_Init+0x84>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4a80      	ldr	r2, [pc, #512]	; (80020a8 <HAL_I2C_Init+0x278>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	bf94      	ite	ls
 8001eac:	2301      	movls	r3, #1
 8001eae:	2300      	movhi	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	e006      	b.n	8001ec2 <HAL_I2C_Init+0x92>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4a7d      	ldr	r2, [pc, #500]	; (80020ac <HAL_I2C_Init+0x27c>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	bf94      	ite	ls
 8001ebc:	2301      	movls	r3, #1
 8001ebe:	2300      	movhi	r3, #0
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e0e7      	b.n	800209a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	4a78      	ldr	r2, [pc, #480]	; (80020b0 <HAL_I2C_Init+0x280>)
 8001ece:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed2:	0c9b      	lsrs	r3, r3, #18
 8001ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4a6a      	ldr	r2, [pc, #424]	; (80020a4 <HAL_I2C_Init+0x274>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d802      	bhi.n	8001f04 <HAL_I2C_Init+0xd4>
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	3301      	adds	r3, #1
 8001f02:	e009      	b.n	8001f18 <HAL_I2C_Init+0xe8>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f0a:	fb02 f303 	mul.w	r3, r2, r3
 8001f0e:	4a69      	ldr	r2, [pc, #420]	; (80020b4 <HAL_I2C_Init+0x284>)
 8001f10:	fba2 2303 	umull	r2, r3, r2, r3
 8001f14:	099b      	lsrs	r3, r3, #6
 8001f16:	3301      	adds	r3, #1
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	495c      	ldr	r1, [pc, #368]	; (80020a4 <HAL_I2C_Init+0x274>)
 8001f34:	428b      	cmp	r3, r1
 8001f36:	d819      	bhi.n	8001f6c <HAL_I2C_Init+0x13c>
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	1e59      	subs	r1, r3, #1
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f46:	1c59      	adds	r1, r3, #1
 8001f48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f4c:	400b      	ands	r3, r1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00a      	beq.n	8001f68 <HAL_I2C_Init+0x138>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1e59      	subs	r1, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f60:	3301      	adds	r3, #1
 8001f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f66:	e051      	b.n	800200c <HAL_I2C_Init+0x1dc>
 8001f68:	2304      	movs	r3, #4
 8001f6a:	e04f      	b.n	800200c <HAL_I2C_Init+0x1dc>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d111      	bne.n	8001f98 <HAL_I2C_Init+0x168>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1e58      	subs	r0, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	440b      	add	r3, r1
 8001f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f86:	3301      	adds	r3, #1
 8001f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	bf0c      	ite	eq
 8001f90:	2301      	moveq	r3, #1
 8001f92:	2300      	movne	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	e012      	b.n	8001fbe <HAL_I2C_Init+0x18e>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	1e58      	subs	r0, r3, #1
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6859      	ldr	r1, [r3, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	0099      	lsls	r1, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fae:	3301      	adds	r3, #1
 8001fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	bf0c      	ite	eq
 8001fb8:	2301      	moveq	r3, #1
 8001fba:	2300      	movne	r3, #0
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <HAL_I2C_Init+0x196>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e022      	b.n	800200c <HAL_I2C_Init+0x1dc>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10e      	bne.n	8001fec <HAL_I2C_Init+0x1bc>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	1e58      	subs	r0, r3, #1
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6859      	ldr	r1, [r3, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	440b      	add	r3, r1
 8001fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fea:	e00f      	b.n	800200c <HAL_I2C_Init+0x1dc>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1e58      	subs	r0, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6859      	ldr	r1, [r3, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	0099      	lsls	r1, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002002:	3301      	adds	r3, #1
 8002004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002008:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	6809      	ldr	r1, [r1, #0]
 8002010:	4313      	orrs	r3, r2
 8002012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69da      	ldr	r2, [r3, #28]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800203a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6911      	ldr	r1, [r2, #16]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	68d2      	ldr	r2, [r2, #12]
 8002046:	4311      	orrs	r1, r2
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	430b      	orrs	r3, r1
 800204e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	695a      	ldr	r2, [r3, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 0201 	orr.w	r2, r2, #1
 800207a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2220      	movs	r2, #32
 8002086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	000186a0 	.word	0x000186a0
 80020a8:	001e847f 	.word	0x001e847f
 80020ac:	003d08ff 	.word	0x003d08ff
 80020b0:	431bde83 	.word	0x431bde83
 80020b4:	10624dd3 	.word	0x10624dd3

080020b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af02      	add	r7, sp, #8
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	461a      	mov	r2, r3
 80020c4:	460b      	mov	r3, r1
 80020c6:	817b      	strh	r3, [r7, #10]
 80020c8:	4613      	mov	r3, r2
 80020ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020cc:	f7ff fb86 	bl	80017dc <HAL_GetTick>
 80020d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b20      	cmp	r3, #32
 80020dc:	f040 80e0 	bne.w	80022a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	2319      	movs	r3, #25
 80020e6:	2201      	movs	r2, #1
 80020e8:	4970      	ldr	r1, [pc, #448]	; (80022ac <HAL_I2C_Master_Transmit+0x1f4>)
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 f964 	bl	80023b8 <I2C_WaitOnFlagUntilTimeout>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80020f6:	2302      	movs	r3, #2
 80020f8:	e0d3      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <HAL_I2C_Master_Transmit+0x50>
 8002104:	2302      	movs	r3, #2
 8002106:	e0cc      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b01      	cmp	r3, #1
 800211c:	d007      	beq.n	800212e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f042 0201 	orr.w	r2, r2, #1
 800212c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800213c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2221      	movs	r2, #33	; 0x21
 8002142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2210      	movs	r2, #16
 800214a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	893a      	ldrh	r2, [r7, #8]
 800215e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002164:	b29a      	uxth	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	4a50      	ldr	r2, [pc, #320]	; (80022b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800216e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002170:	8979      	ldrh	r1, [r7, #10]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	6a3a      	ldr	r2, [r7, #32]
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 f89c 	bl	80022b4 <I2C_MasterRequestWrite>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e08d      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	613b      	str	r3, [r7, #16]
 800219a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800219c:	e066      	b.n	800226c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	6a39      	ldr	r1, [r7, #32]
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f000 fa22 	bl	80025ec <I2C_WaitOnTXEFlagUntilTimeout>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00d      	beq.n	80021ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d107      	bne.n	80021c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e06b      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	781a      	ldrb	r2, [r3, #0]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021da:	1c5a      	adds	r2, r3, #1
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	3b01      	subs	r3, #1
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f2:	3b01      	subs	r3, #1
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b04      	cmp	r3, #4
 8002206:	d11b      	bne.n	8002240 <HAL_I2C_Master_Transmit+0x188>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220c:	2b00      	cmp	r3, #0
 800220e:	d017      	beq.n	8002240 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	781a      	ldrb	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222a:	b29b      	uxth	r3, r3
 800222c:	3b01      	subs	r3, #1
 800222e:	b29a      	uxth	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	6a39      	ldr	r1, [r7, #32]
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 fa19 	bl	800267c <I2C_WaitOnBTFFlagUntilTimeout>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00d      	beq.n	800226c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002254:	2b04      	cmp	r3, #4
 8002256:	d107      	bne.n	8002268 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002266:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e01a      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002270:	2b00      	cmp	r3, #0
 8002272:	d194      	bne.n	800219e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002282:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	e000      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022a0:	2302      	movs	r3, #2
  }
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	00100002 	.word	0x00100002
 80022b0:	ffff0000 	.word	0xffff0000

080022b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b088      	sub	sp, #32
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	607a      	str	r2, [r7, #4]
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	460b      	mov	r3, r1
 80022c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d006      	beq.n	80022de <I2C_MasterRequestWrite+0x2a>
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d003      	beq.n	80022de <I2C_MasterRequestWrite+0x2a>
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80022dc:	d108      	bne.n	80022f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	e00b      	b.n	8002308 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	2b12      	cmp	r3, #18
 80022f6:	d107      	bne.n	8002308 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002306:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f000 f84f 	bl	80023b8 <I2C_WaitOnFlagUntilTimeout>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00d      	beq.n	800233c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800232e:	d103      	bne.n	8002338 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002336:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e035      	b.n	80023a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002344:	d108      	bne.n	8002358 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002346:	897b      	ldrh	r3, [r7, #10]
 8002348:	b2db      	uxtb	r3, r3
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002354:	611a      	str	r2, [r3, #16]
 8002356:	e01b      	b.n	8002390 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002358:	897b      	ldrh	r3, [r7, #10]
 800235a:	11db      	asrs	r3, r3, #7
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f003 0306 	and.w	r3, r3, #6
 8002362:	b2db      	uxtb	r3, r3
 8002364:	f063 030f 	orn	r3, r3, #15
 8002368:	b2da      	uxtb	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	490e      	ldr	r1, [pc, #56]	; (80023b0 <I2C_MasterRequestWrite+0xfc>)
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f898 	bl	80024ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e010      	b.n	80023a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002386:	897b      	ldrh	r3, [r7, #10]
 8002388:	b2da      	uxtb	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	4907      	ldr	r1, [pc, #28]	; (80023b4 <I2C_MasterRequestWrite+0x100>)
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f888 	bl	80024ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	00010008 	.word	0x00010008
 80023b4:	00010002 	.word	0x00010002

080023b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	4613      	mov	r3, r2
 80023c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023c8:	e048      	b.n	800245c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d0:	d044      	beq.n	800245c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d2:	f7ff fa03 	bl	80017dc <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d302      	bcc.n	80023e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d139      	bne.n	800245c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	0c1b      	lsrs	r3, r3, #16
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d10d      	bne.n	800240e <I2C_WaitOnFlagUntilTimeout+0x56>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	43da      	mvns	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	4013      	ands	r3, r2
 80023fe:	b29b      	uxth	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	bf0c      	ite	eq
 8002404:	2301      	moveq	r3, #1
 8002406:	2300      	movne	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	461a      	mov	r2, r3
 800240c:	e00c      	b.n	8002428 <I2C_WaitOnFlagUntilTimeout+0x70>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	43da      	mvns	r2, r3
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	4013      	ands	r3, r2
 800241a:	b29b      	uxth	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	bf0c      	ite	eq
 8002420:	2301      	moveq	r3, #1
 8002422:	2300      	movne	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	461a      	mov	r2, r3
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	429a      	cmp	r2, r3
 800242c:	d116      	bne.n	800245c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f043 0220 	orr.w	r2, r3, #32
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e023      	b.n	80024a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	0c1b      	lsrs	r3, r3, #16
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b01      	cmp	r3, #1
 8002464:	d10d      	bne.n	8002482 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	43da      	mvns	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	4013      	ands	r3, r2
 8002472:	b29b      	uxth	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	461a      	mov	r2, r3
 8002480:	e00c      	b.n	800249c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	43da      	mvns	r2, r3
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	4013      	ands	r3, r2
 800248e:	b29b      	uxth	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	bf0c      	ite	eq
 8002494:	2301      	moveq	r3, #1
 8002496:	2300      	movne	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	461a      	mov	r2, r3
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d093      	beq.n	80023ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024ba:	e071      	b.n	80025a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ca:	d123      	bne.n	8002514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80024e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002500:	f043 0204 	orr.w	r2, r3, #4
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e067      	b.n	80025e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251a:	d041      	beq.n	80025a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800251c:	f7ff f95e 	bl	80017dc <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	429a      	cmp	r2, r3
 800252a:	d302      	bcc.n	8002532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d136      	bne.n	80025a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	0c1b      	lsrs	r3, r3, #16
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b01      	cmp	r3, #1
 800253a:	d10c      	bne.n	8002556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	43da      	mvns	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	4013      	ands	r3, r2
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	bf14      	ite	ne
 800254e:	2301      	movne	r3, #1
 8002550:	2300      	moveq	r3, #0
 8002552:	b2db      	uxtb	r3, r3
 8002554:	e00b      	b.n	800256e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	43da      	mvns	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	4013      	ands	r3, r2
 8002562:	b29b      	uxth	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	bf14      	ite	ne
 8002568:	2301      	movne	r3, #1
 800256a:	2300      	moveq	r3, #0
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d016      	beq.n	80025a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2220      	movs	r2, #32
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	f043 0220 	orr.w	r2, r3, #32
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e021      	b.n	80025e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	0c1b      	lsrs	r3, r3, #16
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d10c      	bne.n	80025c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	43da      	mvns	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	4013      	ands	r3, r2
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf14      	ite	ne
 80025bc:	2301      	movne	r3, #1
 80025be:	2300      	moveq	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	e00b      	b.n	80025dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4013      	ands	r3, r2
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	bf14      	ite	ne
 80025d6:	2301      	movne	r3, #1
 80025d8:	2300      	moveq	r3, #0
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f47f af6d 	bne.w	80024bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025f8:	e034      	b.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 f886 	bl	800270c <I2C_IsAcknowledgeFailed>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e034      	b.n	8002674 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002610:	d028      	beq.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002612:	f7ff f8e3 	bl	80017dc <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	429a      	cmp	r2, r3
 8002620:	d302      	bcc.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d11d      	bne.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002632:	2b80      	cmp	r3, #128	; 0x80
 8002634:	d016      	beq.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2220      	movs	r2, #32
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	f043 0220 	orr.w	r2, r3, #32
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e007      	b.n	8002674 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266e:	2b80      	cmp	r3, #128	; 0x80
 8002670:	d1c3      	bne.n	80025fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002688:	e034      	b.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f000 f83e 	bl	800270c <I2C_IsAcknowledgeFailed>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e034      	b.n	8002704 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a0:	d028      	beq.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026a2:	f7ff f89b 	bl	80017dc <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d302      	bcc.n	80026b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d11d      	bne.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d016      	beq.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f043 0220 	orr.w	r2, r3, #32
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e007      	b.n	8002704 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f003 0304 	and.w	r3, r3, #4
 80026fe:	2b04      	cmp	r3, #4
 8002700:	d1c3      	bne.n	800268a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002722:	d11b      	bne.n	800275c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800272c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f043 0204 	orr.w	r2, r3, #4
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e26c      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 8087 	beq.w	8002896 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002788:	4b92      	ldr	r3, [pc, #584]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 030c 	and.w	r3, r3, #12
 8002790:	2b04      	cmp	r3, #4
 8002792:	d00c      	beq.n	80027ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002794:	4b8f      	ldr	r3, [pc, #572]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 030c 	and.w	r3, r3, #12
 800279c:	2b08      	cmp	r3, #8
 800279e:	d112      	bne.n	80027c6 <HAL_RCC_OscConfig+0x5e>
 80027a0:	4b8c      	ldr	r3, [pc, #560]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ac:	d10b      	bne.n	80027c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ae:	4b89      	ldr	r3, [pc, #548]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d06c      	beq.n	8002894 <HAL_RCC_OscConfig+0x12c>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d168      	bne.n	8002894 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e246      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ce:	d106      	bne.n	80027de <HAL_RCC_OscConfig+0x76>
 80027d0:	4b80      	ldr	r3, [pc, #512]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a7f      	ldr	r2, [pc, #508]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	e02e      	b.n	800283c <HAL_RCC_OscConfig+0xd4>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10c      	bne.n	8002800 <HAL_RCC_OscConfig+0x98>
 80027e6:	4b7b      	ldr	r3, [pc, #492]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a7a      	ldr	r2, [pc, #488]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	4b78      	ldr	r3, [pc, #480]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a77      	ldr	r2, [pc, #476]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	e01d      	b.n	800283c <HAL_RCC_OscConfig+0xd4>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002808:	d10c      	bne.n	8002824 <HAL_RCC_OscConfig+0xbc>
 800280a:	4b72      	ldr	r3, [pc, #456]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a71      	ldr	r2, [pc, #452]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	4b6f      	ldr	r3, [pc, #444]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a6e      	ldr	r2, [pc, #440]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800281c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	e00b      	b.n	800283c <HAL_RCC_OscConfig+0xd4>
 8002824:	4b6b      	ldr	r3, [pc, #428]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a6a      	ldr	r2, [pc, #424]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800282a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	4b68      	ldr	r3, [pc, #416]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a67      	ldr	r2, [pc, #412]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800283a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d013      	beq.n	800286c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7fe ffca 	bl	80017dc <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7fe ffc6 	bl	80017dc <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e1fa      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b5d      	ldr	r3, [pc, #372]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0xe4>
 800286a:	e014      	b.n	8002896 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe ffb6 	bl	80017dc <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002874:	f7fe ffb2 	bl	80017dc <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b64      	cmp	r3, #100	; 0x64
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e1e6      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002886:	4b53      	ldr	r3, [pc, #332]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x10c>
 8002892:	e000      	b.n	8002896 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d063      	beq.n	800296a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028a2:	4b4c      	ldr	r3, [pc, #304]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028ae:	4b49      	ldr	r3, [pc, #292]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f003 030c 	and.w	r3, r3, #12
 80028b6:	2b08      	cmp	r3, #8
 80028b8:	d11c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x18c>
 80028ba:	4b46      	ldr	r3, [pc, #280]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d116      	bne.n	80028f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c6:	4b43      	ldr	r3, [pc, #268]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x176>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1ba      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028de:	4b3d      	ldr	r3, [pc, #244]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	4939      	ldr	r1, [pc, #228]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	e03a      	b.n	800296a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d020      	beq.n	800293e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028fc:	4b36      	ldr	r3, [pc, #216]	; (80029d8 <HAL_RCC_OscConfig+0x270>)
 80028fe:	2201      	movs	r2, #1
 8002900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002902:	f7fe ff6b 	bl	80017dc <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290a:	f7fe ff67 	bl	80017dc <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e19b      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	4b2d      	ldr	r3, [pc, #180]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b2a      	ldr	r3, [pc, #168]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4927      	ldr	r1, [pc, #156]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002938:	4313      	orrs	r3, r2
 800293a:	600b      	str	r3, [r1, #0]
 800293c:	e015      	b.n	800296a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293e:	4b26      	ldr	r3, [pc, #152]	; (80029d8 <HAL_RCC_OscConfig+0x270>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe ff4a 	bl	80017dc <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe ff46 	bl	80017dc <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e17a      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	4b1d      	ldr	r3, [pc, #116]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d03a      	beq.n	80029ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d019      	beq.n	80029b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297e:	4b17      	ldr	r3, [pc, #92]	; (80029dc <HAL_RCC_OscConfig+0x274>)
 8002980:	2201      	movs	r2, #1
 8002982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002984:	f7fe ff2a 	bl	80017dc <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7fe ff26 	bl	80017dc <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e15a      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029aa:	2001      	movs	r0, #1
 80029ac:	f000 facc 	bl	8002f48 <RCC_Delay>
 80029b0:	e01c      	b.n	80029ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029b2:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <HAL_RCC_OscConfig+0x274>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b8:	f7fe ff10 	bl	80017dc <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029be:	e00f      	b.n	80029e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c0:	f7fe ff0c 	bl	80017dc <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d908      	bls.n	80029e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e140      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
 80029d2:	bf00      	nop
 80029d4:	40021000 	.word	0x40021000
 80029d8:	42420000 	.word	0x42420000
 80029dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e0:	4b9e      	ldr	r3, [pc, #632]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e9      	bne.n	80029c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f000 80a6 	beq.w	8002b46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029fa:	2300      	movs	r3, #0
 80029fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029fe:	4b97      	ldr	r3, [pc, #604]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10d      	bne.n	8002a26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a0a:	4b94      	ldr	r3, [pc, #592]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	4a93      	ldr	r2, [pc, #588]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a14:	61d3      	str	r3, [r2, #28]
 8002a16:	4b91      	ldr	r3, [pc, #580]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a22:	2301      	movs	r3, #1
 8002a24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a26:	4b8e      	ldr	r3, [pc, #568]	; (8002c60 <HAL_RCC_OscConfig+0x4f8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d118      	bne.n	8002a64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a32:	4b8b      	ldr	r3, [pc, #556]	; (8002c60 <HAL_RCC_OscConfig+0x4f8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a8a      	ldr	r2, [pc, #552]	; (8002c60 <HAL_RCC_OscConfig+0x4f8>)
 8002a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3e:	f7fe fecd 	bl	80017dc <HAL_GetTick>
 8002a42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a44:	e008      	b.n	8002a58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a46:	f7fe fec9 	bl	80017dc <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b64      	cmp	r3, #100	; 0x64
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e0fd      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a58:	4b81      	ldr	r3, [pc, #516]	; (8002c60 <HAL_RCC_OscConfig+0x4f8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0f0      	beq.n	8002a46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d106      	bne.n	8002a7a <HAL_RCC_OscConfig+0x312>
 8002a6c:	4b7b      	ldr	r3, [pc, #492]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	4a7a      	ldr	r2, [pc, #488]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	6213      	str	r3, [r2, #32]
 8002a78:	e02d      	b.n	8002ad6 <HAL_RCC_OscConfig+0x36e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10c      	bne.n	8002a9c <HAL_RCC_OscConfig+0x334>
 8002a82:	4b76      	ldr	r3, [pc, #472]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	4a75      	ldr	r2, [pc, #468]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a88:	f023 0301 	bic.w	r3, r3, #1
 8002a8c:	6213      	str	r3, [r2, #32]
 8002a8e:	4b73      	ldr	r3, [pc, #460]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	4a72      	ldr	r2, [pc, #456]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002a94:	f023 0304 	bic.w	r3, r3, #4
 8002a98:	6213      	str	r3, [r2, #32]
 8002a9a:	e01c      	b.n	8002ad6 <HAL_RCC_OscConfig+0x36e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	2b05      	cmp	r3, #5
 8002aa2:	d10c      	bne.n	8002abe <HAL_RCC_OscConfig+0x356>
 8002aa4:	4b6d      	ldr	r3, [pc, #436]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	4a6c      	ldr	r2, [pc, #432]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002aaa:	f043 0304 	orr.w	r3, r3, #4
 8002aae:	6213      	str	r3, [r2, #32]
 8002ab0:	4b6a      	ldr	r3, [pc, #424]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	4a69      	ldr	r2, [pc, #420]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	6213      	str	r3, [r2, #32]
 8002abc:	e00b      	b.n	8002ad6 <HAL_RCC_OscConfig+0x36e>
 8002abe:	4b67      	ldr	r3, [pc, #412]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	4a66      	ldr	r2, [pc, #408]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	6213      	str	r3, [r2, #32]
 8002aca:	4b64      	ldr	r3, [pc, #400]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	4a63      	ldr	r2, [pc, #396]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ad0:	f023 0304 	bic.w	r3, r3, #4
 8002ad4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d015      	beq.n	8002b0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ade:	f7fe fe7d 	bl	80017dc <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae4:	e00a      	b.n	8002afc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe fe79 	bl	80017dc <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e0ab      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afc:	4b57      	ldr	r3, [pc, #348]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0ee      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x37e>
 8002b08:	e014      	b.n	8002b34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0a:	f7fe fe67 	bl	80017dc <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b10:	e00a      	b.n	8002b28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b12:	f7fe fe63 	bl	80017dc <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e095      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b28:	4b4c      	ldr	r3, [pc, #304]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1ee      	bne.n	8002b12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b34:	7dfb      	ldrb	r3, [r7, #23]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d105      	bne.n	8002b46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b3a:	4b48      	ldr	r3, [pc, #288]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	4a47      	ldr	r2, [pc, #284]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 8081 	beq.w	8002c52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b50:	4b42      	ldr	r3, [pc, #264]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 030c 	and.w	r3, r3, #12
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d061      	beq.n	8002c20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d146      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b64:	4b3f      	ldr	r3, [pc, #252]	; (8002c64 <HAL_RCC_OscConfig+0x4fc>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6a:	f7fe fe37 	bl	80017dc <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b70:	e008      	b.n	8002b84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b72:	f7fe fe33 	bl	80017dc <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e067      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b84:	4b35      	ldr	r3, [pc, #212]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f0      	bne.n	8002b72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b98:	d108      	bne.n	8002bac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b9a:	4b30      	ldr	r3, [pc, #192]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	492d      	ldr	r1, [pc, #180]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bac:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a19      	ldr	r1, [r3, #32]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	4927      	ldr	r1, [pc, #156]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc4:	4b27      	ldr	r3, [pc, #156]	; (8002c64 <HAL_RCC_OscConfig+0x4fc>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7fe fe07 	bl	80017dc <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd2:	f7fe fe03 	bl	80017dc <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e037      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be4:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0f0      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x46a>
 8002bf0:	e02f      	b.n	8002c52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	; (8002c64 <HAL_RCC_OscConfig+0x4fc>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fdf0 	bl	80017dc <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c00:	f7fe fdec 	bl	80017dc <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e020      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x498>
 8002c1e:	e018      	b.n	8002c52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e013      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_RCC_OscConfig+0x4f4>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d106      	bne.n	8002c4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d001      	beq.n	8002c52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e000      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3718      	adds	r7, #24
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	40007000 	.word	0x40007000
 8002c64:	42420060 	.word	0x42420060

08002c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d101      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e0d0      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c7c:	4b6a      	ldr	r3, [pc, #424]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0307 	and.w	r3, r3, #7
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d910      	bls.n	8002cac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c8a:	4b67      	ldr	r3, [pc, #412]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f023 0207 	bic.w	r2, r3, #7
 8002c92:	4965      	ldr	r1, [pc, #404]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9a:	4b63      	ldr	r3, [pc, #396]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d001      	beq.n	8002cac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0b8      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d020      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d005      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cc4:	4b59      	ldr	r3, [pc, #356]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	4a58      	ldr	r2, [pc, #352]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0308 	and.w	r3, r3, #8
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cdc:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	4a52      	ldr	r2, [pc, #328]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ce6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ce8:	4b50      	ldr	r3, [pc, #320]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	494d      	ldr	r1, [pc, #308]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d040      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d107      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0e:	4b47      	ldr	r3, [pc, #284]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d115      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e07f      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d107      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d26:	4b41      	ldr	r3, [pc, #260]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e073      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d36:	4b3d      	ldr	r3, [pc, #244]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e06b      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d46:	4b39      	ldr	r3, [pc, #228]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f023 0203 	bic.w	r2, r3, #3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4936      	ldr	r1, [pc, #216]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d58:	f7fe fd40 	bl	80017dc <HAL_GetTick>
 8002d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d60:	f7fe fd3c 	bl	80017dc <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e053      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d76:	4b2d      	ldr	r3, [pc, #180]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f003 020c 	and.w	r2, r3, #12
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d1eb      	bne.n	8002d60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d88:	4b27      	ldr	r3, [pc, #156]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d210      	bcs.n	8002db8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d96:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 0207 	bic.w	r2, r3, #7
 8002d9e:	4922      	ldr	r1, [pc, #136]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da6:	4b20      	ldr	r3, [pc, #128]	; (8002e28 <HAL_RCC_ClockConfig+0x1c0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d001      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e032      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dc4:	4b19      	ldr	r3, [pc, #100]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4916      	ldr	r1, [pc, #88]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002de2:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	490e      	ldr	r1, [pc, #56]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002df6:	f000 f821 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <HAL_RCC_ClockConfig+0x1c4>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	091b      	lsrs	r3, r3, #4
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	490a      	ldr	r1, [pc, #40]	; (8002e30 <HAL_RCC_ClockConfig+0x1c8>)
 8002e08:	5ccb      	ldrb	r3, [r1, r3]
 8002e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e0e:	4a09      	ldr	r2, [pc, #36]	; (8002e34 <HAL_RCC_ClockConfig+0x1cc>)
 8002e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <HAL_RCC_ClockConfig+0x1d0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fc9e 	bl	8001758 <HAL_InitTick>

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40022000 	.word	0x40022000
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	080042c4 	.word	0x080042c4
 8002e34:	20000084 	.word	0x20000084
 8002e38:	20000088 	.word	0x20000088

08002e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b087      	sub	sp, #28
 8002e40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	2300      	movs	r3, #0
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d002      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0x30>
 8002e66:	2b08      	cmp	r3, #8
 8002e68:	d003      	beq.n	8002e72 <HAL_RCC_GetSysClockFreq+0x36>
 8002e6a:	e027      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e6c:	4b19      	ldr	r3, [pc, #100]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e6e:	613b      	str	r3, [r7, #16]
      break;
 8002e70:	e027      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	0c9b      	lsrs	r3, r3, #18
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	4a17      	ldr	r2, [pc, #92]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d010      	beq.n	8002eac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e8a:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	0c5b      	lsrs	r3, r3, #17
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	4a11      	ldr	r2, [pc, #68]	; (8002edc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e96:	5cd3      	ldrb	r3, [r2, r3]
 8002e98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a0d      	ldr	r2, [pc, #52]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e9e:	fb02 f203 	mul.w	r2, r2, r3
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea8:	617b      	str	r3, [r7, #20]
 8002eaa:	e004      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a0c      	ldr	r2, [pc, #48]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002eb0:	fb02 f303 	mul.w	r3, r2, r3
 8002eb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	613b      	str	r3, [r7, #16]
      break;
 8002eba:	e002      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ebc:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ebe:	613b      	str	r3, [r7, #16]
      break;
 8002ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ec2:	693b      	ldr	r3, [r7, #16]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	371c      	adds	r7, #28
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	007a1200 	.word	0x007a1200
 8002ed8:	080042dc 	.word	0x080042dc
 8002edc:	080042ec 	.word	0x080042ec
 8002ee0:	003d0900 	.word	0x003d0900

08002ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee8:	4b02      	ldr	r3, [pc, #8]	; (8002ef4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr
 8002ef4:	20000084 	.word	0x20000084

08002ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002efc:	f7ff fff2 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	0a1b      	lsrs	r3, r3, #8
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	4903      	ldr	r1, [pc, #12]	; (8002f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	080042d4 	.word	0x080042d4

08002f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f24:	f7ff ffde 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	0adb      	lsrs	r3, r3, #11
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	4903      	ldr	r1, [pc, #12]	; (8002f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f36:	5ccb      	ldrb	r3, [r1, r3]
 8002f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	080042d4 	.word	0x080042d4

08002f48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <RCC_Delay+0x34>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0a      	ldr	r2, [pc, #40]	; (8002f80 <RCC_Delay+0x38>)
 8002f56:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5a:	0a5b      	lsrs	r3, r3, #9
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f64:	bf00      	nop
  }
  while (Delay --);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1e5a      	subs	r2, r3, #1
 8002f6a:	60fa      	str	r2, [r7, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1f9      	bne.n	8002f64 <RCC_Delay+0x1c>
}
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	20000084 	.word	0x20000084
 8002f80:	10624dd3 	.word	0x10624dd3

08002f84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e041      	b.n	800301a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d106      	bne.n	8002fb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7fe fac0 	bl	8001530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f000 fa5c 	bl	8003480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b01      	cmp	r3, #1
 8003036:	d001      	beq.n	800303c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e03a      	b.n	80030b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_TIM_Base_Start_IT+0x98>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00e      	beq.n	800307c <HAL_TIM_Base_Start_IT+0x58>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003066:	d009      	beq.n	800307c <HAL_TIM_Base_Start_IT+0x58>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a14      	ldr	r2, [pc, #80]	; (80030c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d004      	beq.n	800307c <HAL_TIM_Base_Start_IT+0x58>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a13      	ldr	r2, [pc, #76]	; (80030c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d111      	bne.n	80030a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b06      	cmp	r3, #6
 800308c:	d010      	beq.n	80030b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800309e:	e007      	b.n	80030b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr
 80030bc:	40012c00 	.word	0x40012c00
 80030c0:	40000400 	.word	0x40000400
 80030c4:	40000800 	.word	0x40000800

080030c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d020      	beq.n	800312c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d01b      	beq.n	800312c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f06f 0202 	mvn.w	r2, #2
 80030fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d003      	beq.n	800311a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f998 	bl	8003448 <HAL_TIM_IC_CaptureCallback>
 8003118:	e005      	b.n	8003126 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 f98b 	bl	8003436 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f99a 	bl	800345a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d020      	beq.n	8003178 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d01b      	beq.n	8003178 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f06f 0204 	mvn.w	r2, #4
 8003148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2202      	movs	r2, #2
 800314e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f972 	bl	8003448 <HAL_TIM_IC_CaptureCallback>
 8003164:	e005      	b.n	8003172 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f965 	bl	8003436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 f974 	bl	800345a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d020      	beq.n	80031c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f003 0308 	and.w	r3, r3, #8
 8003188:	2b00      	cmp	r3, #0
 800318a:	d01b      	beq.n	80031c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f06f 0208 	mvn.w	r2, #8
 8003194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2204      	movs	r2, #4
 800319a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f94c 	bl	8003448 <HAL_TIM_IC_CaptureCallback>
 80031b0:	e005      	b.n	80031be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f93f 	bl	8003436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 f94e 	bl	800345a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d020      	beq.n	8003210 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f003 0310 	and.w	r3, r3, #16
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d01b      	beq.n	8003210 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f06f 0210 	mvn.w	r2, #16
 80031e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2208      	movs	r2, #8
 80031e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f926 	bl	8003448 <HAL_TIM_IC_CaptureCallback>
 80031fc:	e005      	b.n	800320a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f919 	bl	8003436 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f928 	bl	800345a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00c      	beq.n	8003234 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	d007      	beq.n	8003234 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f06f 0201 	mvn.w	r2, #1
 800322c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7fe f8d0 	bl	80013d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00c      	beq.n	8003258 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003244:	2b00      	cmp	r3, #0
 8003246:	d007      	beq.n	8003258 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa7f 	bl	8003756 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00c      	beq.n	800327c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003268:	2b00      	cmp	r3, #0
 800326a:	d007      	beq.n	800327c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f8f8 	bl	800346c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00c      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f003 0320 	and.w	r3, r3, #32
 800328c:	2b00      	cmp	r3, #0
 800328e:	d007      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0220 	mvn.w	r2, #32
 8003298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 fa52 	bl	8003744 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032a0:	bf00      	nop
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_TIM_ConfigClockSource+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e0b4      	b.n	800342e <HAL_TIM_ConfigClockSource+0x186>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032fc:	d03e      	beq.n	800337c <HAL_TIM_ConfigClockSource+0xd4>
 80032fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003302:	f200 8087 	bhi.w	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 8003306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800330a:	f000 8086 	beq.w	800341a <HAL_TIM_ConfigClockSource+0x172>
 800330e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003312:	d87f      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 8003314:	2b70      	cmp	r3, #112	; 0x70
 8003316:	d01a      	beq.n	800334e <HAL_TIM_ConfigClockSource+0xa6>
 8003318:	2b70      	cmp	r3, #112	; 0x70
 800331a:	d87b      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 800331c:	2b60      	cmp	r3, #96	; 0x60
 800331e:	d050      	beq.n	80033c2 <HAL_TIM_ConfigClockSource+0x11a>
 8003320:	2b60      	cmp	r3, #96	; 0x60
 8003322:	d877      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 8003324:	2b50      	cmp	r3, #80	; 0x50
 8003326:	d03c      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0xfa>
 8003328:	2b50      	cmp	r3, #80	; 0x50
 800332a:	d873      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 800332c:	2b40      	cmp	r3, #64	; 0x40
 800332e:	d058      	beq.n	80033e2 <HAL_TIM_ConfigClockSource+0x13a>
 8003330:	2b40      	cmp	r3, #64	; 0x40
 8003332:	d86f      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 8003334:	2b30      	cmp	r3, #48	; 0x30
 8003336:	d064      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x15a>
 8003338:	2b30      	cmp	r3, #48	; 0x30
 800333a:	d86b      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 800333c:	2b20      	cmp	r3, #32
 800333e:	d060      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x15a>
 8003340:	2b20      	cmp	r3, #32
 8003342:	d867      	bhi.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d05c      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x15a>
 8003348:	2b10      	cmp	r3, #16
 800334a:	d05a      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x15a>
 800334c:	e062      	b.n	8003414 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	6899      	ldr	r1, [r3, #8]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	f000 f974 	bl	800364a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003370:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	609a      	str	r2, [r3, #8]
      break;
 800337a:	e04f      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	6899      	ldr	r1, [r3, #8]
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f000 f95d 	bl	800364a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689a      	ldr	r2, [r3, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800339e:	609a      	str	r2, [r3, #8]
      break;
 80033a0:	e03c      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	6859      	ldr	r1, [r3, #4]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	461a      	mov	r2, r3
 80033b0:	f000 f8d4 	bl	800355c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2150      	movs	r1, #80	; 0x50
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 f92b 	bl	8003616 <TIM_ITRx_SetConfig>
      break;
 80033c0:	e02c      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	6859      	ldr	r1, [r3, #4]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	461a      	mov	r2, r3
 80033d0:	f000 f8f2 	bl	80035b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2160      	movs	r1, #96	; 0x60
 80033da:	4618      	mov	r0, r3
 80033dc:	f000 f91b 	bl	8003616 <TIM_ITRx_SetConfig>
      break;
 80033e0:	e01c      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6818      	ldr	r0, [r3, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6859      	ldr	r1, [r3, #4]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	461a      	mov	r2, r3
 80033f0:	f000 f8b4 	bl	800355c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2140      	movs	r1, #64	; 0x40
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 f90b 	bl	8003616 <TIM_ITRx_SetConfig>
      break;
 8003400:	e00c      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4619      	mov	r1, r3
 800340c:	4610      	mov	r0, r2
 800340e:	f000 f902 	bl	8003616 <TIM_ITRx_SetConfig>
      break;
 8003412:	e003      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	73fb      	strb	r3, [r7, #15]
      break;
 8003418:	e000      	b.n	800341c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800341a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800342c:	7bfb      	ldrb	r3, [r7, #15]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr

08003448 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr

0800345a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
	...

08003480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a2f      	ldr	r2, [pc, #188]	; (8003550 <TIM_Base_SetConfig+0xd0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d00b      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349e:	d007      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a2c      	ldr	r2, [pc, #176]	; (8003554 <TIM_Base_SetConfig+0xd4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d003      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a2b      	ldr	r2, [pc, #172]	; (8003558 <TIM_Base_SetConfig+0xd8>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d108      	bne.n	80034c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	4313      	orrs	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a22      	ldr	r2, [pc, #136]	; (8003550 <TIM_Base_SetConfig+0xd0>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d00b      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d0:	d007      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a1f      	ldr	r2, [pc, #124]	; (8003554 <TIM_Base_SetConfig+0xd4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d003      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a1e      	ldr	r2, [pc, #120]	; (8003558 <TIM_Base_SetConfig+0xd8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d108      	bne.n	80034f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a0d      	ldr	r2, [pc, #52]	; (8003550 <TIM_Base_SetConfig+0xd0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d103      	bne.n	8003528 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f023 0201 	bic.w	r2, r3, #1
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	611a      	str	r2, [r3, #16]
  }
}
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40000400 	.word	0x40000400
 8003558:	40000800 	.word	0x40000800

0800355c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800355c:	b480      	push	{r7}
 800355e:	b087      	sub	sp, #28
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	f023 0201 	bic.w	r2, r3, #1
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f023 030a 	bic.w	r3, r3, #10
 8003598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	621a      	str	r2, [r3, #32]
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	f023 0210 	bic.w	r2, r3, #16
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	031b      	lsls	r3, r3, #12
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	621a      	str	r2, [r3, #32]
}
 800360c:	bf00      	nop
 800360e:	371c      	adds	r7, #28
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003616:	b480      	push	{r7}
 8003618:	b085      	sub	sp, #20
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800362c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4313      	orrs	r3, r2
 8003634:	f043 0307 	orr.w	r3, r3, #7
 8003638:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	609a      	str	r2, [r3, #8]
}
 8003640:	bf00      	nop
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr

0800364a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800364a:	b480      	push	{r7}
 800364c:	b087      	sub	sp, #28
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003664:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	021a      	lsls	r2, r3, #8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	431a      	orrs	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	4313      	orrs	r3, r2
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	4313      	orrs	r3, r2
 8003676:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	609a      	str	r2, [r3, #8]
}
 800367e:	bf00      	nop
 8003680:	371c      	adds	r7, #28
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800369c:	2302      	movs	r3, #2
 800369e:	e046      	b.n	800372e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a16      	ldr	r2, [pc, #88]	; (8003738 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d00e      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ec:	d009      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a12      	ldr	r2, [pc, #72]	; (800373c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d004      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a10      	ldr	r2, [pc, #64]	; (8003740 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d10c      	bne.n	800371c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003708:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	4313      	orrs	r3, r2
 8003712:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr
 8003738:	40012c00 	.word	0x40012c00
 800373c:	40000400 	.word	0x40000400
 8003740:	40000800 	.word	0x40000800

08003744 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr

08003756 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e042      	b.n	8003800 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d106      	bne.n	8003794 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7fd fef2 	bl	8001578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2224      	movs	r2, #36	; 0x24
 8003798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68da      	ldr	r2, [r3, #12]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f82b 	bl	8003808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68da      	ldr	r2, [r3, #12]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3708      	adds	r7, #8
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	4313      	orrs	r3, r2
 8003836:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003842:	f023 030c 	bic.w	r3, r3, #12
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	68b9      	ldr	r1, [r7, #8]
 800384c:	430b      	orrs	r3, r1
 800384e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	699a      	ldr	r2, [r3, #24]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a2c      	ldr	r2, [pc, #176]	; (800391c <UART_SetConfig+0x114>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d103      	bne.n	8003878 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003870:	f7ff fb56 	bl	8002f20 <HAL_RCC_GetPCLK2Freq>
 8003874:	60f8      	str	r0, [r7, #12]
 8003876:	e002      	b.n	800387e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003878:	f7ff fb3e 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 800387c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4613      	mov	r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	4413      	add	r3, r2
 8003886:	009a      	lsls	r2, r3, #2
 8003888:	441a      	add	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	fbb2 f3f3 	udiv	r3, r2, r3
 8003894:	4a22      	ldr	r2, [pc, #136]	; (8003920 <UART_SetConfig+0x118>)
 8003896:	fba2 2303 	umull	r2, r3, r2, r3
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	0119      	lsls	r1, r3, #4
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4613      	mov	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	009a      	lsls	r2, r3, #2
 80038a8:	441a      	add	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80038b4:	4b1a      	ldr	r3, [pc, #104]	; (8003920 <UART_SetConfig+0x118>)
 80038b6:	fba3 0302 	umull	r0, r3, r3, r2
 80038ba:	095b      	lsrs	r3, r3, #5
 80038bc:	2064      	movs	r0, #100	; 0x64
 80038be:	fb00 f303 	mul.w	r3, r0, r3
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	3332      	adds	r3, #50	; 0x32
 80038c8:	4a15      	ldr	r2, [pc, #84]	; (8003920 <UART_SetConfig+0x118>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038d4:	4419      	add	r1, r3
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	009a      	lsls	r2, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <UART_SetConfig+0x118>)
 80038ee:	fba3 0302 	umull	r0, r3, r3, r2
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	2064      	movs	r0, #100	; 0x64
 80038f6:	fb00 f303 	mul.w	r3, r0, r3
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	3332      	adds	r3, #50	; 0x32
 8003900:	4a07      	ldr	r2, [pc, #28]	; (8003920 <UART_SetConfig+0x118>)
 8003902:	fba2 2303 	umull	r2, r3, r2, r3
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	f003 020f 	and.w	r2, r3, #15
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	440a      	add	r2, r1
 8003912:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003914:	bf00      	nop
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40013800 	.word	0x40013800
 8003920:	51eb851f 	.word	0x51eb851f

08003924 <__errno>:
 8003924:	4b01      	ldr	r3, [pc, #4]	; (800392c <__errno+0x8>)
 8003926:	6818      	ldr	r0, [r3, #0]
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20000090 	.word	0x20000090

08003930 <__libc_init_array>:
 8003930:	b570      	push	{r4, r5, r6, lr}
 8003932:	2600      	movs	r6, #0
 8003934:	4d0c      	ldr	r5, [pc, #48]	; (8003968 <__libc_init_array+0x38>)
 8003936:	4c0d      	ldr	r4, [pc, #52]	; (800396c <__libc_init_array+0x3c>)
 8003938:	1b64      	subs	r4, r4, r5
 800393a:	10a4      	asrs	r4, r4, #2
 800393c:	42a6      	cmp	r6, r4
 800393e:	d109      	bne.n	8003954 <__libc_init_array+0x24>
 8003940:	f000 fc5c 	bl	80041fc <_init>
 8003944:	2600      	movs	r6, #0
 8003946:	4d0a      	ldr	r5, [pc, #40]	; (8003970 <__libc_init_array+0x40>)
 8003948:	4c0a      	ldr	r4, [pc, #40]	; (8003974 <__libc_init_array+0x44>)
 800394a:	1b64      	subs	r4, r4, r5
 800394c:	10a4      	asrs	r4, r4, #2
 800394e:	42a6      	cmp	r6, r4
 8003950:	d105      	bne.n	800395e <__libc_init_array+0x2e>
 8003952:	bd70      	pop	{r4, r5, r6, pc}
 8003954:	f855 3b04 	ldr.w	r3, [r5], #4
 8003958:	4798      	blx	r3
 800395a:	3601      	adds	r6, #1
 800395c:	e7ee      	b.n	800393c <__libc_init_array+0xc>
 800395e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003962:	4798      	blx	r3
 8003964:	3601      	adds	r6, #1
 8003966:	e7f2      	b.n	800394e <__libc_init_array+0x1e>
 8003968:	08004324 	.word	0x08004324
 800396c:	08004324 	.word	0x08004324
 8003970:	08004324 	.word	0x08004324
 8003974:	08004328 	.word	0x08004328

08003978 <memset>:
 8003978:	4603      	mov	r3, r0
 800397a:	4402      	add	r2, r0
 800397c:	4293      	cmp	r3, r2
 800397e:	d100      	bne.n	8003982 <memset+0xa>
 8003980:	4770      	bx	lr
 8003982:	f803 1b01 	strb.w	r1, [r3], #1
 8003986:	e7f9      	b.n	800397c <memset+0x4>

08003988 <siprintf>:
 8003988:	b40e      	push	{r1, r2, r3}
 800398a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800398e:	b500      	push	{lr}
 8003990:	b09c      	sub	sp, #112	; 0x70
 8003992:	ab1d      	add	r3, sp, #116	; 0x74
 8003994:	9002      	str	r0, [sp, #8]
 8003996:	9006      	str	r0, [sp, #24]
 8003998:	9107      	str	r1, [sp, #28]
 800399a:	9104      	str	r1, [sp, #16]
 800399c:	4808      	ldr	r0, [pc, #32]	; (80039c0 <siprintf+0x38>)
 800399e:	4909      	ldr	r1, [pc, #36]	; (80039c4 <siprintf+0x3c>)
 80039a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80039a4:	9105      	str	r1, [sp, #20]
 80039a6:	6800      	ldr	r0, [r0, #0]
 80039a8:	a902      	add	r1, sp, #8
 80039aa:	9301      	str	r3, [sp, #4]
 80039ac:	f000 f868 	bl	8003a80 <_svfiprintf_r>
 80039b0:	2200      	movs	r2, #0
 80039b2:	9b02      	ldr	r3, [sp, #8]
 80039b4:	701a      	strb	r2, [r3, #0]
 80039b6:	b01c      	add	sp, #112	; 0x70
 80039b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80039bc:	b003      	add	sp, #12
 80039be:	4770      	bx	lr
 80039c0:	20000090 	.word	0x20000090
 80039c4:	ffff0208 	.word	0xffff0208

080039c8 <__ssputs_r>:
 80039c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039cc:	688e      	ldr	r6, [r1, #8]
 80039ce:	4682      	mov	sl, r0
 80039d0:	429e      	cmp	r6, r3
 80039d2:	460c      	mov	r4, r1
 80039d4:	4690      	mov	r8, r2
 80039d6:	461f      	mov	r7, r3
 80039d8:	d838      	bhi.n	8003a4c <__ssputs_r+0x84>
 80039da:	898a      	ldrh	r2, [r1, #12]
 80039dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80039e0:	d032      	beq.n	8003a48 <__ssputs_r+0x80>
 80039e2:	6825      	ldr	r5, [r4, #0]
 80039e4:	6909      	ldr	r1, [r1, #16]
 80039e6:	3301      	adds	r3, #1
 80039e8:	eba5 0901 	sub.w	r9, r5, r1
 80039ec:	6965      	ldr	r5, [r4, #20]
 80039ee:	444b      	add	r3, r9
 80039f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039f8:	106d      	asrs	r5, r5, #1
 80039fa:	429d      	cmp	r5, r3
 80039fc:	bf38      	it	cc
 80039fe:	461d      	movcc	r5, r3
 8003a00:	0553      	lsls	r3, r2, #21
 8003a02:	d531      	bpl.n	8003a68 <__ssputs_r+0xa0>
 8003a04:	4629      	mov	r1, r5
 8003a06:	f000 fb53 	bl	80040b0 <_malloc_r>
 8003a0a:	4606      	mov	r6, r0
 8003a0c:	b950      	cbnz	r0, 8003a24 <__ssputs_r+0x5c>
 8003a0e:	230c      	movs	r3, #12
 8003a10:	f04f 30ff 	mov.w	r0, #4294967295
 8003a14:	f8ca 3000 	str.w	r3, [sl]
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a1e:	81a3      	strh	r3, [r4, #12]
 8003a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a24:	464a      	mov	r2, r9
 8003a26:	6921      	ldr	r1, [r4, #16]
 8003a28:	f000 face 	bl	8003fc8 <memcpy>
 8003a2c:	89a3      	ldrh	r3, [r4, #12]
 8003a2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a36:	81a3      	strh	r3, [r4, #12]
 8003a38:	6126      	str	r6, [r4, #16]
 8003a3a:	444e      	add	r6, r9
 8003a3c:	6026      	str	r6, [r4, #0]
 8003a3e:	463e      	mov	r6, r7
 8003a40:	6165      	str	r5, [r4, #20]
 8003a42:	eba5 0509 	sub.w	r5, r5, r9
 8003a46:	60a5      	str	r5, [r4, #8]
 8003a48:	42be      	cmp	r6, r7
 8003a4a:	d900      	bls.n	8003a4e <__ssputs_r+0x86>
 8003a4c:	463e      	mov	r6, r7
 8003a4e:	4632      	mov	r2, r6
 8003a50:	4641      	mov	r1, r8
 8003a52:	6820      	ldr	r0, [r4, #0]
 8003a54:	f000 fac6 	bl	8003fe4 <memmove>
 8003a58:	68a3      	ldr	r3, [r4, #8]
 8003a5a:	6822      	ldr	r2, [r4, #0]
 8003a5c:	1b9b      	subs	r3, r3, r6
 8003a5e:	4432      	add	r2, r6
 8003a60:	2000      	movs	r0, #0
 8003a62:	60a3      	str	r3, [r4, #8]
 8003a64:	6022      	str	r2, [r4, #0]
 8003a66:	e7db      	b.n	8003a20 <__ssputs_r+0x58>
 8003a68:	462a      	mov	r2, r5
 8003a6a:	f000 fb7b 	bl	8004164 <_realloc_r>
 8003a6e:	4606      	mov	r6, r0
 8003a70:	2800      	cmp	r0, #0
 8003a72:	d1e1      	bne.n	8003a38 <__ssputs_r+0x70>
 8003a74:	4650      	mov	r0, sl
 8003a76:	6921      	ldr	r1, [r4, #16]
 8003a78:	f000 face 	bl	8004018 <_free_r>
 8003a7c:	e7c7      	b.n	8003a0e <__ssputs_r+0x46>
	...

08003a80 <_svfiprintf_r>:
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	4698      	mov	r8, r3
 8003a86:	898b      	ldrh	r3, [r1, #12]
 8003a88:	4607      	mov	r7, r0
 8003a8a:	061b      	lsls	r3, r3, #24
 8003a8c:	460d      	mov	r5, r1
 8003a8e:	4614      	mov	r4, r2
 8003a90:	b09d      	sub	sp, #116	; 0x74
 8003a92:	d50e      	bpl.n	8003ab2 <_svfiprintf_r+0x32>
 8003a94:	690b      	ldr	r3, [r1, #16]
 8003a96:	b963      	cbnz	r3, 8003ab2 <_svfiprintf_r+0x32>
 8003a98:	2140      	movs	r1, #64	; 0x40
 8003a9a:	f000 fb09 	bl	80040b0 <_malloc_r>
 8003a9e:	6028      	str	r0, [r5, #0]
 8003aa0:	6128      	str	r0, [r5, #16]
 8003aa2:	b920      	cbnz	r0, 8003aae <_svfiprintf_r+0x2e>
 8003aa4:	230c      	movs	r3, #12
 8003aa6:	603b      	str	r3, [r7, #0]
 8003aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aac:	e0d1      	b.n	8003c52 <_svfiprintf_r+0x1d2>
 8003aae:	2340      	movs	r3, #64	; 0x40
 8003ab0:	616b      	str	r3, [r5, #20]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ab6:	2320      	movs	r3, #32
 8003ab8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003abc:	2330      	movs	r3, #48	; 0x30
 8003abe:	f04f 0901 	mov.w	r9, #1
 8003ac2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ac6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003c6c <_svfiprintf_r+0x1ec>
 8003aca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ace:	4623      	mov	r3, r4
 8003ad0:	469a      	mov	sl, r3
 8003ad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ad6:	b10a      	cbz	r2, 8003adc <_svfiprintf_r+0x5c>
 8003ad8:	2a25      	cmp	r2, #37	; 0x25
 8003ada:	d1f9      	bne.n	8003ad0 <_svfiprintf_r+0x50>
 8003adc:	ebba 0b04 	subs.w	fp, sl, r4
 8003ae0:	d00b      	beq.n	8003afa <_svfiprintf_r+0x7a>
 8003ae2:	465b      	mov	r3, fp
 8003ae4:	4622      	mov	r2, r4
 8003ae6:	4629      	mov	r1, r5
 8003ae8:	4638      	mov	r0, r7
 8003aea:	f7ff ff6d 	bl	80039c8 <__ssputs_r>
 8003aee:	3001      	adds	r0, #1
 8003af0:	f000 80aa 	beq.w	8003c48 <_svfiprintf_r+0x1c8>
 8003af4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003af6:	445a      	add	r2, fp
 8003af8:	9209      	str	r2, [sp, #36]	; 0x24
 8003afa:	f89a 3000 	ldrb.w	r3, [sl]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 80a2 	beq.w	8003c48 <_svfiprintf_r+0x1c8>
 8003b04:	2300      	movs	r3, #0
 8003b06:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b0e:	f10a 0a01 	add.w	sl, sl, #1
 8003b12:	9304      	str	r3, [sp, #16]
 8003b14:	9307      	str	r3, [sp, #28]
 8003b16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b1a:	931a      	str	r3, [sp, #104]	; 0x68
 8003b1c:	4654      	mov	r4, sl
 8003b1e:	2205      	movs	r2, #5
 8003b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b24:	4851      	ldr	r0, [pc, #324]	; (8003c6c <_svfiprintf_r+0x1ec>)
 8003b26:	f000 fa41 	bl	8003fac <memchr>
 8003b2a:	9a04      	ldr	r2, [sp, #16]
 8003b2c:	b9d8      	cbnz	r0, 8003b66 <_svfiprintf_r+0xe6>
 8003b2e:	06d0      	lsls	r0, r2, #27
 8003b30:	bf44      	itt	mi
 8003b32:	2320      	movmi	r3, #32
 8003b34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b38:	0711      	lsls	r1, r2, #28
 8003b3a:	bf44      	itt	mi
 8003b3c:	232b      	movmi	r3, #43	; 0x2b
 8003b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b42:	f89a 3000 	ldrb.w	r3, [sl]
 8003b46:	2b2a      	cmp	r3, #42	; 0x2a
 8003b48:	d015      	beq.n	8003b76 <_svfiprintf_r+0xf6>
 8003b4a:	4654      	mov	r4, sl
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	f04f 0c0a 	mov.w	ip, #10
 8003b52:	9a07      	ldr	r2, [sp, #28]
 8003b54:	4621      	mov	r1, r4
 8003b56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b5a:	3b30      	subs	r3, #48	; 0x30
 8003b5c:	2b09      	cmp	r3, #9
 8003b5e:	d94e      	bls.n	8003bfe <_svfiprintf_r+0x17e>
 8003b60:	b1b0      	cbz	r0, 8003b90 <_svfiprintf_r+0x110>
 8003b62:	9207      	str	r2, [sp, #28]
 8003b64:	e014      	b.n	8003b90 <_svfiprintf_r+0x110>
 8003b66:	eba0 0308 	sub.w	r3, r0, r8
 8003b6a:	fa09 f303 	lsl.w	r3, r9, r3
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	46a2      	mov	sl, r4
 8003b72:	9304      	str	r3, [sp, #16]
 8003b74:	e7d2      	b.n	8003b1c <_svfiprintf_r+0x9c>
 8003b76:	9b03      	ldr	r3, [sp, #12]
 8003b78:	1d19      	adds	r1, r3, #4
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	9103      	str	r1, [sp, #12]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	bfbb      	ittet	lt
 8003b82:	425b      	neglt	r3, r3
 8003b84:	f042 0202 	orrlt.w	r2, r2, #2
 8003b88:	9307      	strge	r3, [sp, #28]
 8003b8a:	9307      	strlt	r3, [sp, #28]
 8003b8c:	bfb8      	it	lt
 8003b8e:	9204      	strlt	r2, [sp, #16]
 8003b90:	7823      	ldrb	r3, [r4, #0]
 8003b92:	2b2e      	cmp	r3, #46	; 0x2e
 8003b94:	d10c      	bne.n	8003bb0 <_svfiprintf_r+0x130>
 8003b96:	7863      	ldrb	r3, [r4, #1]
 8003b98:	2b2a      	cmp	r3, #42	; 0x2a
 8003b9a:	d135      	bne.n	8003c08 <_svfiprintf_r+0x188>
 8003b9c:	9b03      	ldr	r3, [sp, #12]
 8003b9e:	3402      	adds	r4, #2
 8003ba0:	1d1a      	adds	r2, r3, #4
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	9203      	str	r2, [sp, #12]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bfb8      	it	lt
 8003baa:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bae:	9305      	str	r3, [sp, #20]
 8003bb0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003c7c <_svfiprintf_r+0x1fc>
 8003bb4:	2203      	movs	r2, #3
 8003bb6:	4650      	mov	r0, sl
 8003bb8:	7821      	ldrb	r1, [r4, #0]
 8003bba:	f000 f9f7 	bl	8003fac <memchr>
 8003bbe:	b140      	cbz	r0, 8003bd2 <_svfiprintf_r+0x152>
 8003bc0:	2340      	movs	r3, #64	; 0x40
 8003bc2:	eba0 000a 	sub.w	r0, r0, sl
 8003bc6:	fa03 f000 	lsl.w	r0, r3, r0
 8003bca:	9b04      	ldr	r3, [sp, #16]
 8003bcc:	3401      	adds	r4, #1
 8003bce:	4303      	orrs	r3, r0
 8003bd0:	9304      	str	r3, [sp, #16]
 8003bd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bd6:	2206      	movs	r2, #6
 8003bd8:	4825      	ldr	r0, [pc, #148]	; (8003c70 <_svfiprintf_r+0x1f0>)
 8003bda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003bde:	f000 f9e5 	bl	8003fac <memchr>
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d038      	beq.n	8003c58 <_svfiprintf_r+0x1d8>
 8003be6:	4b23      	ldr	r3, [pc, #140]	; (8003c74 <_svfiprintf_r+0x1f4>)
 8003be8:	bb1b      	cbnz	r3, 8003c32 <_svfiprintf_r+0x1b2>
 8003bea:	9b03      	ldr	r3, [sp, #12]
 8003bec:	3307      	adds	r3, #7
 8003bee:	f023 0307 	bic.w	r3, r3, #7
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	9303      	str	r3, [sp, #12]
 8003bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bf8:	4433      	add	r3, r6
 8003bfa:	9309      	str	r3, [sp, #36]	; 0x24
 8003bfc:	e767      	b.n	8003ace <_svfiprintf_r+0x4e>
 8003bfe:	460c      	mov	r4, r1
 8003c00:	2001      	movs	r0, #1
 8003c02:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c06:	e7a5      	b.n	8003b54 <_svfiprintf_r+0xd4>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	f04f 0c0a 	mov.w	ip, #10
 8003c0e:	4619      	mov	r1, r3
 8003c10:	3401      	adds	r4, #1
 8003c12:	9305      	str	r3, [sp, #20]
 8003c14:	4620      	mov	r0, r4
 8003c16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c1a:	3a30      	subs	r2, #48	; 0x30
 8003c1c:	2a09      	cmp	r2, #9
 8003c1e:	d903      	bls.n	8003c28 <_svfiprintf_r+0x1a8>
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d0c5      	beq.n	8003bb0 <_svfiprintf_r+0x130>
 8003c24:	9105      	str	r1, [sp, #20]
 8003c26:	e7c3      	b.n	8003bb0 <_svfiprintf_r+0x130>
 8003c28:	4604      	mov	r4, r0
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c30:	e7f0      	b.n	8003c14 <_svfiprintf_r+0x194>
 8003c32:	ab03      	add	r3, sp, #12
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	462a      	mov	r2, r5
 8003c38:	4638      	mov	r0, r7
 8003c3a:	4b0f      	ldr	r3, [pc, #60]	; (8003c78 <_svfiprintf_r+0x1f8>)
 8003c3c:	a904      	add	r1, sp, #16
 8003c3e:	f3af 8000 	nop.w
 8003c42:	1c42      	adds	r2, r0, #1
 8003c44:	4606      	mov	r6, r0
 8003c46:	d1d6      	bne.n	8003bf6 <_svfiprintf_r+0x176>
 8003c48:	89ab      	ldrh	r3, [r5, #12]
 8003c4a:	065b      	lsls	r3, r3, #25
 8003c4c:	f53f af2c 	bmi.w	8003aa8 <_svfiprintf_r+0x28>
 8003c50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c52:	b01d      	add	sp, #116	; 0x74
 8003c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c58:	ab03      	add	r3, sp, #12
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	462a      	mov	r2, r5
 8003c5e:	4638      	mov	r0, r7
 8003c60:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <_svfiprintf_r+0x1f8>)
 8003c62:	a904      	add	r1, sp, #16
 8003c64:	f000 f87c 	bl	8003d60 <_printf_i>
 8003c68:	e7eb      	b.n	8003c42 <_svfiprintf_r+0x1c2>
 8003c6a:	bf00      	nop
 8003c6c:	080042ee 	.word	0x080042ee
 8003c70:	080042f8 	.word	0x080042f8
 8003c74:	00000000 	.word	0x00000000
 8003c78:	080039c9 	.word	0x080039c9
 8003c7c:	080042f4 	.word	0x080042f4

08003c80 <_printf_common>:
 8003c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c84:	4616      	mov	r6, r2
 8003c86:	4699      	mov	r9, r3
 8003c88:	688a      	ldr	r2, [r1, #8]
 8003c8a:	690b      	ldr	r3, [r1, #16]
 8003c8c:	4607      	mov	r7, r0
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	bfb8      	it	lt
 8003c92:	4613      	movlt	r3, r2
 8003c94:	6033      	str	r3, [r6, #0]
 8003c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ca0:	b10a      	cbz	r2, 8003ca6 <_printf_common+0x26>
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	6033      	str	r3, [r6, #0]
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	0699      	lsls	r1, r3, #26
 8003caa:	bf42      	ittt	mi
 8003cac:	6833      	ldrmi	r3, [r6, #0]
 8003cae:	3302      	addmi	r3, #2
 8003cb0:	6033      	strmi	r3, [r6, #0]
 8003cb2:	6825      	ldr	r5, [r4, #0]
 8003cb4:	f015 0506 	ands.w	r5, r5, #6
 8003cb8:	d106      	bne.n	8003cc8 <_printf_common+0x48>
 8003cba:	f104 0a19 	add.w	sl, r4, #25
 8003cbe:	68e3      	ldr	r3, [r4, #12]
 8003cc0:	6832      	ldr	r2, [r6, #0]
 8003cc2:	1a9b      	subs	r3, r3, r2
 8003cc4:	42ab      	cmp	r3, r5
 8003cc6:	dc28      	bgt.n	8003d1a <_printf_common+0x9a>
 8003cc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ccc:	1e13      	subs	r3, r2, #0
 8003cce:	6822      	ldr	r2, [r4, #0]
 8003cd0:	bf18      	it	ne
 8003cd2:	2301      	movne	r3, #1
 8003cd4:	0692      	lsls	r2, r2, #26
 8003cd6:	d42d      	bmi.n	8003d34 <_printf_common+0xb4>
 8003cd8:	4649      	mov	r1, r9
 8003cda:	4638      	mov	r0, r7
 8003cdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ce0:	47c0      	blx	r8
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	d020      	beq.n	8003d28 <_printf_common+0xa8>
 8003ce6:	6823      	ldr	r3, [r4, #0]
 8003ce8:	68e5      	ldr	r5, [r4, #12]
 8003cea:	f003 0306 	and.w	r3, r3, #6
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	bf18      	it	ne
 8003cf2:	2500      	movne	r5, #0
 8003cf4:	6832      	ldr	r2, [r6, #0]
 8003cf6:	f04f 0600 	mov.w	r6, #0
 8003cfa:	68a3      	ldr	r3, [r4, #8]
 8003cfc:	bf08      	it	eq
 8003cfe:	1aad      	subeq	r5, r5, r2
 8003d00:	6922      	ldr	r2, [r4, #16]
 8003d02:	bf08      	it	eq
 8003d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	bfc4      	itt	gt
 8003d0c:	1a9b      	subgt	r3, r3, r2
 8003d0e:	18ed      	addgt	r5, r5, r3
 8003d10:	341a      	adds	r4, #26
 8003d12:	42b5      	cmp	r5, r6
 8003d14:	d11a      	bne.n	8003d4c <_printf_common+0xcc>
 8003d16:	2000      	movs	r0, #0
 8003d18:	e008      	b.n	8003d2c <_printf_common+0xac>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	4652      	mov	r2, sl
 8003d1e:	4649      	mov	r1, r9
 8003d20:	4638      	mov	r0, r7
 8003d22:	47c0      	blx	r8
 8003d24:	3001      	adds	r0, #1
 8003d26:	d103      	bne.n	8003d30 <_printf_common+0xb0>
 8003d28:	f04f 30ff 	mov.w	r0, #4294967295
 8003d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d30:	3501      	adds	r5, #1
 8003d32:	e7c4      	b.n	8003cbe <_printf_common+0x3e>
 8003d34:	2030      	movs	r0, #48	; 0x30
 8003d36:	18e1      	adds	r1, r4, r3
 8003d38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d42:	4422      	add	r2, r4
 8003d44:	3302      	adds	r3, #2
 8003d46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d4a:	e7c5      	b.n	8003cd8 <_printf_common+0x58>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	4622      	mov	r2, r4
 8003d50:	4649      	mov	r1, r9
 8003d52:	4638      	mov	r0, r7
 8003d54:	47c0      	blx	r8
 8003d56:	3001      	adds	r0, #1
 8003d58:	d0e6      	beq.n	8003d28 <_printf_common+0xa8>
 8003d5a:	3601      	adds	r6, #1
 8003d5c:	e7d9      	b.n	8003d12 <_printf_common+0x92>
	...

08003d60 <_printf_i>:
 8003d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d64:	460c      	mov	r4, r1
 8003d66:	7e27      	ldrb	r7, [r4, #24]
 8003d68:	4691      	mov	r9, r2
 8003d6a:	2f78      	cmp	r7, #120	; 0x78
 8003d6c:	4680      	mov	r8, r0
 8003d6e:	469a      	mov	sl, r3
 8003d70:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d76:	d807      	bhi.n	8003d88 <_printf_i+0x28>
 8003d78:	2f62      	cmp	r7, #98	; 0x62
 8003d7a:	d80a      	bhi.n	8003d92 <_printf_i+0x32>
 8003d7c:	2f00      	cmp	r7, #0
 8003d7e:	f000 80d9 	beq.w	8003f34 <_printf_i+0x1d4>
 8003d82:	2f58      	cmp	r7, #88	; 0x58
 8003d84:	f000 80a4 	beq.w	8003ed0 <_printf_i+0x170>
 8003d88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003d8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d90:	e03a      	b.n	8003e08 <_printf_i+0xa8>
 8003d92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d96:	2b15      	cmp	r3, #21
 8003d98:	d8f6      	bhi.n	8003d88 <_printf_i+0x28>
 8003d9a:	a001      	add	r0, pc, #4	; (adr r0, 8003da0 <_printf_i+0x40>)
 8003d9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003da0:	08003df9 	.word	0x08003df9
 8003da4:	08003e0d 	.word	0x08003e0d
 8003da8:	08003d89 	.word	0x08003d89
 8003dac:	08003d89 	.word	0x08003d89
 8003db0:	08003d89 	.word	0x08003d89
 8003db4:	08003d89 	.word	0x08003d89
 8003db8:	08003e0d 	.word	0x08003e0d
 8003dbc:	08003d89 	.word	0x08003d89
 8003dc0:	08003d89 	.word	0x08003d89
 8003dc4:	08003d89 	.word	0x08003d89
 8003dc8:	08003d89 	.word	0x08003d89
 8003dcc:	08003f1b 	.word	0x08003f1b
 8003dd0:	08003e3d 	.word	0x08003e3d
 8003dd4:	08003efd 	.word	0x08003efd
 8003dd8:	08003d89 	.word	0x08003d89
 8003ddc:	08003d89 	.word	0x08003d89
 8003de0:	08003f3d 	.word	0x08003f3d
 8003de4:	08003d89 	.word	0x08003d89
 8003de8:	08003e3d 	.word	0x08003e3d
 8003dec:	08003d89 	.word	0x08003d89
 8003df0:	08003d89 	.word	0x08003d89
 8003df4:	08003f05 	.word	0x08003f05
 8003df8:	680b      	ldr	r3, [r1, #0]
 8003dfa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003dfe:	1d1a      	adds	r2, r3, #4
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	600a      	str	r2, [r1, #0]
 8003e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e0a4      	b.n	8003f56 <_printf_i+0x1f6>
 8003e0c:	6825      	ldr	r5, [r4, #0]
 8003e0e:	6808      	ldr	r0, [r1, #0]
 8003e10:	062e      	lsls	r6, r5, #24
 8003e12:	f100 0304 	add.w	r3, r0, #4
 8003e16:	d50a      	bpl.n	8003e2e <_printf_i+0xce>
 8003e18:	6805      	ldr	r5, [r0, #0]
 8003e1a:	600b      	str	r3, [r1, #0]
 8003e1c:	2d00      	cmp	r5, #0
 8003e1e:	da03      	bge.n	8003e28 <_printf_i+0xc8>
 8003e20:	232d      	movs	r3, #45	; 0x2d
 8003e22:	426d      	negs	r5, r5
 8003e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e28:	230a      	movs	r3, #10
 8003e2a:	485e      	ldr	r0, [pc, #376]	; (8003fa4 <_printf_i+0x244>)
 8003e2c:	e019      	b.n	8003e62 <_printf_i+0x102>
 8003e2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003e32:	6805      	ldr	r5, [r0, #0]
 8003e34:	600b      	str	r3, [r1, #0]
 8003e36:	bf18      	it	ne
 8003e38:	b22d      	sxthne	r5, r5
 8003e3a:	e7ef      	b.n	8003e1c <_printf_i+0xbc>
 8003e3c:	680b      	ldr	r3, [r1, #0]
 8003e3e:	6825      	ldr	r5, [r4, #0]
 8003e40:	1d18      	adds	r0, r3, #4
 8003e42:	6008      	str	r0, [r1, #0]
 8003e44:	0628      	lsls	r0, r5, #24
 8003e46:	d501      	bpl.n	8003e4c <_printf_i+0xec>
 8003e48:	681d      	ldr	r5, [r3, #0]
 8003e4a:	e002      	b.n	8003e52 <_printf_i+0xf2>
 8003e4c:	0669      	lsls	r1, r5, #25
 8003e4e:	d5fb      	bpl.n	8003e48 <_printf_i+0xe8>
 8003e50:	881d      	ldrh	r5, [r3, #0]
 8003e52:	2f6f      	cmp	r7, #111	; 0x6f
 8003e54:	bf0c      	ite	eq
 8003e56:	2308      	moveq	r3, #8
 8003e58:	230a      	movne	r3, #10
 8003e5a:	4852      	ldr	r0, [pc, #328]	; (8003fa4 <_printf_i+0x244>)
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e62:	6866      	ldr	r6, [r4, #4]
 8003e64:	2e00      	cmp	r6, #0
 8003e66:	bfa8      	it	ge
 8003e68:	6821      	ldrge	r1, [r4, #0]
 8003e6a:	60a6      	str	r6, [r4, #8]
 8003e6c:	bfa4      	itt	ge
 8003e6e:	f021 0104 	bicge.w	r1, r1, #4
 8003e72:	6021      	strge	r1, [r4, #0]
 8003e74:	b90d      	cbnz	r5, 8003e7a <_printf_i+0x11a>
 8003e76:	2e00      	cmp	r6, #0
 8003e78:	d04d      	beq.n	8003f16 <_printf_i+0x1b6>
 8003e7a:	4616      	mov	r6, r2
 8003e7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e80:	fb03 5711 	mls	r7, r3, r1, r5
 8003e84:	5dc7      	ldrb	r7, [r0, r7]
 8003e86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e8a:	462f      	mov	r7, r5
 8003e8c:	42bb      	cmp	r3, r7
 8003e8e:	460d      	mov	r5, r1
 8003e90:	d9f4      	bls.n	8003e7c <_printf_i+0x11c>
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d10b      	bne.n	8003eae <_printf_i+0x14e>
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	07df      	lsls	r7, r3, #31
 8003e9a:	d508      	bpl.n	8003eae <_printf_i+0x14e>
 8003e9c:	6923      	ldr	r3, [r4, #16]
 8003e9e:	6861      	ldr	r1, [r4, #4]
 8003ea0:	4299      	cmp	r1, r3
 8003ea2:	bfde      	ittt	le
 8003ea4:	2330      	movle	r3, #48	; 0x30
 8003ea6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003eae:	1b92      	subs	r2, r2, r6
 8003eb0:	6122      	str	r2, [r4, #16]
 8003eb2:	464b      	mov	r3, r9
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	4640      	mov	r0, r8
 8003eb8:	f8cd a000 	str.w	sl, [sp]
 8003ebc:	aa03      	add	r2, sp, #12
 8003ebe:	f7ff fedf 	bl	8003c80 <_printf_common>
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d14c      	bne.n	8003f60 <_printf_i+0x200>
 8003ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eca:	b004      	add	sp, #16
 8003ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed0:	4834      	ldr	r0, [pc, #208]	; (8003fa4 <_printf_i+0x244>)
 8003ed2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ed6:	680e      	ldr	r6, [r1, #0]
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	f856 5b04 	ldr.w	r5, [r6], #4
 8003ede:	061f      	lsls	r7, r3, #24
 8003ee0:	600e      	str	r6, [r1, #0]
 8003ee2:	d514      	bpl.n	8003f0e <_printf_i+0x1ae>
 8003ee4:	07d9      	lsls	r1, r3, #31
 8003ee6:	bf44      	itt	mi
 8003ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8003eec:	6023      	strmi	r3, [r4, #0]
 8003eee:	b91d      	cbnz	r5, 8003ef8 <_printf_i+0x198>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	f023 0320 	bic.w	r3, r3, #32
 8003ef6:	6023      	str	r3, [r4, #0]
 8003ef8:	2310      	movs	r3, #16
 8003efa:	e7af      	b.n	8003e5c <_printf_i+0xfc>
 8003efc:	6823      	ldr	r3, [r4, #0]
 8003efe:	f043 0320 	orr.w	r3, r3, #32
 8003f02:	6023      	str	r3, [r4, #0]
 8003f04:	2378      	movs	r3, #120	; 0x78
 8003f06:	4828      	ldr	r0, [pc, #160]	; (8003fa8 <_printf_i+0x248>)
 8003f08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f0c:	e7e3      	b.n	8003ed6 <_printf_i+0x176>
 8003f0e:	065e      	lsls	r6, r3, #25
 8003f10:	bf48      	it	mi
 8003f12:	b2ad      	uxthmi	r5, r5
 8003f14:	e7e6      	b.n	8003ee4 <_printf_i+0x184>
 8003f16:	4616      	mov	r6, r2
 8003f18:	e7bb      	b.n	8003e92 <_printf_i+0x132>
 8003f1a:	680b      	ldr	r3, [r1, #0]
 8003f1c:	6826      	ldr	r6, [r4, #0]
 8003f1e:	1d1d      	adds	r5, r3, #4
 8003f20:	6960      	ldr	r0, [r4, #20]
 8003f22:	600d      	str	r5, [r1, #0]
 8003f24:	0635      	lsls	r5, r6, #24
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	d501      	bpl.n	8003f2e <_printf_i+0x1ce>
 8003f2a:	6018      	str	r0, [r3, #0]
 8003f2c:	e002      	b.n	8003f34 <_printf_i+0x1d4>
 8003f2e:	0671      	lsls	r1, r6, #25
 8003f30:	d5fb      	bpl.n	8003f2a <_printf_i+0x1ca>
 8003f32:	8018      	strh	r0, [r3, #0]
 8003f34:	2300      	movs	r3, #0
 8003f36:	4616      	mov	r6, r2
 8003f38:	6123      	str	r3, [r4, #16]
 8003f3a:	e7ba      	b.n	8003eb2 <_printf_i+0x152>
 8003f3c:	680b      	ldr	r3, [r1, #0]
 8003f3e:	1d1a      	adds	r2, r3, #4
 8003f40:	600a      	str	r2, [r1, #0]
 8003f42:	681e      	ldr	r6, [r3, #0]
 8003f44:	2100      	movs	r1, #0
 8003f46:	4630      	mov	r0, r6
 8003f48:	6862      	ldr	r2, [r4, #4]
 8003f4a:	f000 f82f 	bl	8003fac <memchr>
 8003f4e:	b108      	cbz	r0, 8003f54 <_printf_i+0x1f4>
 8003f50:	1b80      	subs	r0, r0, r6
 8003f52:	6060      	str	r0, [r4, #4]
 8003f54:	6863      	ldr	r3, [r4, #4]
 8003f56:	6123      	str	r3, [r4, #16]
 8003f58:	2300      	movs	r3, #0
 8003f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f5e:	e7a8      	b.n	8003eb2 <_printf_i+0x152>
 8003f60:	4632      	mov	r2, r6
 8003f62:	4649      	mov	r1, r9
 8003f64:	4640      	mov	r0, r8
 8003f66:	6923      	ldr	r3, [r4, #16]
 8003f68:	47d0      	blx	sl
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	d0ab      	beq.n	8003ec6 <_printf_i+0x166>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	079b      	lsls	r3, r3, #30
 8003f72:	d413      	bmi.n	8003f9c <_printf_i+0x23c>
 8003f74:	68e0      	ldr	r0, [r4, #12]
 8003f76:	9b03      	ldr	r3, [sp, #12]
 8003f78:	4298      	cmp	r0, r3
 8003f7a:	bfb8      	it	lt
 8003f7c:	4618      	movlt	r0, r3
 8003f7e:	e7a4      	b.n	8003eca <_printf_i+0x16a>
 8003f80:	2301      	movs	r3, #1
 8003f82:	4632      	mov	r2, r6
 8003f84:	4649      	mov	r1, r9
 8003f86:	4640      	mov	r0, r8
 8003f88:	47d0      	blx	sl
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	d09b      	beq.n	8003ec6 <_printf_i+0x166>
 8003f8e:	3501      	adds	r5, #1
 8003f90:	68e3      	ldr	r3, [r4, #12]
 8003f92:	9903      	ldr	r1, [sp, #12]
 8003f94:	1a5b      	subs	r3, r3, r1
 8003f96:	42ab      	cmp	r3, r5
 8003f98:	dcf2      	bgt.n	8003f80 <_printf_i+0x220>
 8003f9a:	e7eb      	b.n	8003f74 <_printf_i+0x214>
 8003f9c:	2500      	movs	r5, #0
 8003f9e:	f104 0619 	add.w	r6, r4, #25
 8003fa2:	e7f5      	b.n	8003f90 <_printf_i+0x230>
 8003fa4:	080042ff 	.word	0x080042ff
 8003fa8:	08004310 	.word	0x08004310

08003fac <memchr>:
 8003fac:	4603      	mov	r3, r0
 8003fae:	b510      	push	{r4, lr}
 8003fb0:	b2c9      	uxtb	r1, r1
 8003fb2:	4402      	add	r2, r0
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	d101      	bne.n	8003fbe <memchr+0x12>
 8003fba:	2000      	movs	r0, #0
 8003fbc:	e003      	b.n	8003fc6 <memchr+0x1a>
 8003fbe:	7804      	ldrb	r4, [r0, #0]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	428c      	cmp	r4, r1
 8003fc4:	d1f6      	bne.n	8003fb4 <memchr+0x8>
 8003fc6:	bd10      	pop	{r4, pc}

08003fc8 <memcpy>:
 8003fc8:	440a      	add	r2, r1
 8003fca:	4291      	cmp	r1, r2
 8003fcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fd0:	d100      	bne.n	8003fd4 <memcpy+0xc>
 8003fd2:	4770      	bx	lr
 8003fd4:	b510      	push	{r4, lr}
 8003fd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fda:	4291      	cmp	r1, r2
 8003fdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fe0:	d1f9      	bne.n	8003fd6 <memcpy+0xe>
 8003fe2:	bd10      	pop	{r4, pc}

08003fe4 <memmove>:
 8003fe4:	4288      	cmp	r0, r1
 8003fe6:	b510      	push	{r4, lr}
 8003fe8:	eb01 0402 	add.w	r4, r1, r2
 8003fec:	d902      	bls.n	8003ff4 <memmove+0x10>
 8003fee:	4284      	cmp	r4, r0
 8003ff0:	4623      	mov	r3, r4
 8003ff2:	d807      	bhi.n	8004004 <memmove+0x20>
 8003ff4:	1e43      	subs	r3, r0, #1
 8003ff6:	42a1      	cmp	r1, r4
 8003ff8:	d008      	beq.n	800400c <memmove+0x28>
 8003ffa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ffe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004002:	e7f8      	b.n	8003ff6 <memmove+0x12>
 8004004:	4601      	mov	r1, r0
 8004006:	4402      	add	r2, r0
 8004008:	428a      	cmp	r2, r1
 800400a:	d100      	bne.n	800400e <memmove+0x2a>
 800400c:	bd10      	pop	{r4, pc}
 800400e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004012:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004016:	e7f7      	b.n	8004008 <memmove+0x24>

08004018 <_free_r>:
 8004018:	b538      	push	{r3, r4, r5, lr}
 800401a:	4605      	mov	r5, r0
 800401c:	2900      	cmp	r1, #0
 800401e:	d043      	beq.n	80040a8 <_free_r+0x90>
 8004020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004024:	1f0c      	subs	r4, r1, #4
 8004026:	2b00      	cmp	r3, #0
 8004028:	bfb8      	it	lt
 800402a:	18e4      	addlt	r4, r4, r3
 800402c:	f000 f8d0 	bl	80041d0 <__malloc_lock>
 8004030:	4a1e      	ldr	r2, [pc, #120]	; (80040ac <_free_r+0x94>)
 8004032:	6813      	ldr	r3, [r2, #0]
 8004034:	4610      	mov	r0, r2
 8004036:	b933      	cbnz	r3, 8004046 <_free_r+0x2e>
 8004038:	6063      	str	r3, [r4, #4]
 800403a:	6014      	str	r4, [r2, #0]
 800403c:	4628      	mov	r0, r5
 800403e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004042:	f000 b8cb 	b.w	80041dc <__malloc_unlock>
 8004046:	42a3      	cmp	r3, r4
 8004048:	d90a      	bls.n	8004060 <_free_r+0x48>
 800404a:	6821      	ldr	r1, [r4, #0]
 800404c:	1862      	adds	r2, r4, r1
 800404e:	4293      	cmp	r3, r2
 8004050:	bf01      	itttt	eq
 8004052:	681a      	ldreq	r2, [r3, #0]
 8004054:	685b      	ldreq	r3, [r3, #4]
 8004056:	1852      	addeq	r2, r2, r1
 8004058:	6022      	streq	r2, [r4, #0]
 800405a:	6063      	str	r3, [r4, #4]
 800405c:	6004      	str	r4, [r0, #0]
 800405e:	e7ed      	b.n	800403c <_free_r+0x24>
 8004060:	461a      	mov	r2, r3
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	b10b      	cbz	r3, 800406a <_free_r+0x52>
 8004066:	42a3      	cmp	r3, r4
 8004068:	d9fa      	bls.n	8004060 <_free_r+0x48>
 800406a:	6811      	ldr	r1, [r2, #0]
 800406c:	1850      	adds	r0, r2, r1
 800406e:	42a0      	cmp	r0, r4
 8004070:	d10b      	bne.n	800408a <_free_r+0x72>
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	4401      	add	r1, r0
 8004076:	1850      	adds	r0, r2, r1
 8004078:	4283      	cmp	r3, r0
 800407a:	6011      	str	r1, [r2, #0]
 800407c:	d1de      	bne.n	800403c <_free_r+0x24>
 800407e:	6818      	ldr	r0, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	4401      	add	r1, r0
 8004084:	6011      	str	r1, [r2, #0]
 8004086:	6053      	str	r3, [r2, #4]
 8004088:	e7d8      	b.n	800403c <_free_r+0x24>
 800408a:	d902      	bls.n	8004092 <_free_r+0x7a>
 800408c:	230c      	movs	r3, #12
 800408e:	602b      	str	r3, [r5, #0]
 8004090:	e7d4      	b.n	800403c <_free_r+0x24>
 8004092:	6820      	ldr	r0, [r4, #0]
 8004094:	1821      	adds	r1, r4, r0
 8004096:	428b      	cmp	r3, r1
 8004098:	bf01      	itttt	eq
 800409a:	6819      	ldreq	r1, [r3, #0]
 800409c:	685b      	ldreq	r3, [r3, #4]
 800409e:	1809      	addeq	r1, r1, r0
 80040a0:	6021      	streq	r1, [r4, #0]
 80040a2:	6063      	str	r3, [r4, #4]
 80040a4:	6054      	str	r4, [r2, #4]
 80040a6:	e7c9      	b.n	800403c <_free_r+0x24>
 80040a8:	bd38      	pop	{r3, r4, r5, pc}
 80040aa:	bf00      	nop
 80040ac:	20000168 	.word	0x20000168

080040b0 <_malloc_r>:
 80040b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b2:	1ccd      	adds	r5, r1, #3
 80040b4:	f025 0503 	bic.w	r5, r5, #3
 80040b8:	3508      	adds	r5, #8
 80040ba:	2d0c      	cmp	r5, #12
 80040bc:	bf38      	it	cc
 80040be:	250c      	movcc	r5, #12
 80040c0:	2d00      	cmp	r5, #0
 80040c2:	4606      	mov	r6, r0
 80040c4:	db01      	blt.n	80040ca <_malloc_r+0x1a>
 80040c6:	42a9      	cmp	r1, r5
 80040c8:	d903      	bls.n	80040d2 <_malloc_r+0x22>
 80040ca:	230c      	movs	r3, #12
 80040cc:	6033      	str	r3, [r6, #0]
 80040ce:	2000      	movs	r0, #0
 80040d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040d2:	f000 f87d 	bl	80041d0 <__malloc_lock>
 80040d6:	4921      	ldr	r1, [pc, #132]	; (800415c <_malloc_r+0xac>)
 80040d8:	680a      	ldr	r2, [r1, #0]
 80040da:	4614      	mov	r4, r2
 80040dc:	b99c      	cbnz	r4, 8004106 <_malloc_r+0x56>
 80040de:	4f20      	ldr	r7, [pc, #128]	; (8004160 <_malloc_r+0xb0>)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	b923      	cbnz	r3, 80040ee <_malloc_r+0x3e>
 80040e4:	4621      	mov	r1, r4
 80040e6:	4630      	mov	r0, r6
 80040e8:	f000 f862 	bl	80041b0 <_sbrk_r>
 80040ec:	6038      	str	r0, [r7, #0]
 80040ee:	4629      	mov	r1, r5
 80040f0:	4630      	mov	r0, r6
 80040f2:	f000 f85d 	bl	80041b0 <_sbrk_r>
 80040f6:	1c43      	adds	r3, r0, #1
 80040f8:	d123      	bne.n	8004142 <_malloc_r+0x92>
 80040fa:	230c      	movs	r3, #12
 80040fc:	4630      	mov	r0, r6
 80040fe:	6033      	str	r3, [r6, #0]
 8004100:	f000 f86c 	bl	80041dc <__malloc_unlock>
 8004104:	e7e3      	b.n	80040ce <_malloc_r+0x1e>
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	1b5b      	subs	r3, r3, r5
 800410a:	d417      	bmi.n	800413c <_malloc_r+0x8c>
 800410c:	2b0b      	cmp	r3, #11
 800410e:	d903      	bls.n	8004118 <_malloc_r+0x68>
 8004110:	6023      	str	r3, [r4, #0]
 8004112:	441c      	add	r4, r3
 8004114:	6025      	str	r5, [r4, #0]
 8004116:	e004      	b.n	8004122 <_malloc_r+0x72>
 8004118:	6863      	ldr	r3, [r4, #4]
 800411a:	42a2      	cmp	r2, r4
 800411c:	bf0c      	ite	eq
 800411e:	600b      	streq	r3, [r1, #0]
 8004120:	6053      	strne	r3, [r2, #4]
 8004122:	4630      	mov	r0, r6
 8004124:	f000 f85a 	bl	80041dc <__malloc_unlock>
 8004128:	f104 000b 	add.w	r0, r4, #11
 800412c:	1d23      	adds	r3, r4, #4
 800412e:	f020 0007 	bic.w	r0, r0, #7
 8004132:	1ac2      	subs	r2, r0, r3
 8004134:	d0cc      	beq.n	80040d0 <_malloc_r+0x20>
 8004136:	1a1b      	subs	r3, r3, r0
 8004138:	50a3      	str	r3, [r4, r2]
 800413a:	e7c9      	b.n	80040d0 <_malloc_r+0x20>
 800413c:	4622      	mov	r2, r4
 800413e:	6864      	ldr	r4, [r4, #4]
 8004140:	e7cc      	b.n	80040dc <_malloc_r+0x2c>
 8004142:	1cc4      	adds	r4, r0, #3
 8004144:	f024 0403 	bic.w	r4, r4, #3
 8004148:	42a0      	cmp	r0, r4
 800414a:	d0e3      	beq.n	8004114 <_malloc_r+0x64>
 800414c:	1a21      	subs	r1, r4, r0
 800414e:	4630      	mov	r0, r6
 8004150:	f000 f82e 	bl	80041b0 <_sbrk_r>
 8004154:	3001      	adds	r0, #1
 8004156:	d1dd      	bne.n	8004114 <_malloc_r+0x64>
 8004158:	e7cf      	b.n	80040fa <_malloc_r+0x4a>
 800415a:	bf00      	nop
 800415c:	20000168 	.word	0x20000168
 8004160:	2000016c 	.word	0x2000016c

08004164 <_realloc_r>:
 8004164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004166:	4607      	mov	r7, r0
 8004168:	4614      	mov	r4, r2
 800416a:	460e      	mov	r6, r1
 800416c:	b921      	cbnz	r1, 8004178 <_realloc_r+0x14>
 800416e:	4611      	mov	r1, r2
 8004170:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004174:	f7ff bf9c 	b.w	80040b0 <_malloc_r>
 8004178:	b922      	cbnz	r2, 8004184 <_realloc_r+0x20>
 800417a:	f7ff ff4d 	bl	8004018 <_free_r>
 800417e:	4625      	mov	r5, r4
 8004180:	4628      	mov	r0, r5
 8004182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004184:	f000 f830 	bl	80041e8 <_malloc_usable_size_r>
 8004188:	42a0      	cmp	r0, r4
 800418a:	d20f      	bcs.n	80041ac <_realloc_r+0x48>
 800418c:	4621      	mov	r1, r4
 800418e:	4638      	mov	r0, r7
 8004190:	f7ff ff8e 	bl	80040b0 <_malloc_r>
 8004194:	4605      	mov	r5, r0
 8004196:	2800      	cmp	r0, #0
 8004198:	d0f2      	beq.n	8004180 <_realloc_r+0x1c>
 800419a:	4631      	mov	r1, r6
 800419c:	4622      	mov	r2, r4
 800419e:	f7ff ff13 	bl	8003fc8 <memcpy>
 80041a2:	4631      	mov	r1, r6
 80041a4:	4638      	mov	r0, r7
 80041a6:	f7ff ff37 	bl	8004018 <_free_r>
 80041aa:	e7e9      	b.n	8004180 <_realloc_r+0x1c>
 80041ac:	4635      	mov	r5, r6
 80041ae:	e7e7      	b.n	8004180 <_realloc_r+0x1c>

080041b0 <_sbrk_r>:
 80041b0:	b538      	push	{r3, r4, r5, lr}
 80041b2:	2300      	movs	r3, #0
 80041b4:	4d05      	ldr	r5, [pc, #20]	; (80041cc <_sbrk_r+0x1c>)
 80041b6:	4604      	mov	r4, r0
 80041b8:	4608      	mov	r0, r1
 80041ba:	602b      	str	r3, [r5, #0]
 80041bc:	f7fd fa54 	bl	8001668 <_sbrk>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d102      	bne.n	80041ca <_sbrk_r+0x1a>
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	b103      	cbz	r3, 80041ca <_sbrk_r+0x1a>
 80041c8:	6023      	str	r3, [r4, #0]
 80041ca:	bd38      	pop	{r3, r4, r5, pc}
 80041cc:	200002a8 	.word	0x200002a8

080041d0 <__malloc_lock>:
 80041d0:	4801      	ldr	r0, [pc, #4]	; (80041d8 <__malloc_lock+0x8>)
 80041d2:	f000 b811 	b.w	80041f8 <__retarget_lock_acquire_recursive>
 80041d6:	bf00      	nop
 80041d8:	200002b0 	.word	0x200002b0

080041dc <__malloc_unlock>:
 80041dc:	4801      	ldr	r0, [pc, #4]	; (80041e4 <__malloc_unlock+0x8>)
 80041de:	f000 b80c 	b.w	80041fa <__retarget_lock_release_recursive>
 80041e2:	bf00      	nop
 80041e4:	200002b0 	.word	0x200002b0

080041e8 <_malloc_usable_size_r>:
 80041e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041ec:	1f18      	subs	r0, r3, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	bfbc      	itt	lt
 80041f2:	580b      	ldrlt	r3, [r1, r0]
 80041f4:	18c0      	addlt	r0, r0, r3
 80041f6:	4770      	bx	lr

080041f8 <__retarget_lock_acquire_recursive>:
 80041f8:	4770      	bx	lr

080041fa <__retarget_lock_release_recursive>:
 80041fa:	4770      	bx	lr

080041fc <_init>:
 80041fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fe:	bf00      	nop
 8004200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004202:	bc08      	pop	{r3}
 8004204:	469e      	mov	lr, r3
 8004206:	4770      	bx	lr

08004208 <_fini>:
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	bf00      	nop
 800420c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420e:	bc08      	pop	{r3}
 8004210:	469e      	mov	lr, r3
 8004212:	4770      	bx	lr
