Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 16 17:30:41 2024
| Host         : index-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chronometre_control_sets_placed.rpt
| Design       : chronometre
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              41 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|  button_right_was_pressed_reg_i_1_n_0 |                            | btnR_IBUF                            |                1 |              1 |
|  CLK_IBUF_BUFG                        |                            |                                      |                2 |              4 |
|  clk                                  | seconds_counter0           | button_right_was_pressed_reg_i_1_n_0 |                2 |              4 |
|  clk                                  | minutes_counter[3]_i_1_n_0 | button_right_was_pressed_reg_i_1_n_0 |                2 |              4 |
|  clk                                  |                            | button_right_was_pressed_reg_i_1_n_0 |                3 |              6 |
|  clk_10khz_reg_n_0                    |                            |                                      |                6 |             13 |
|  CLK_IBUF_BUFG                        |                            | clk_10khz                            |                4 |             15 |
|  CLK_IBUF_BUFG                        |                            | clk_1hz                              |                7 |             25 |
+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+


