# system info lab4 on 2016.02.28.15:43:25
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1456702895
#
#
# Files generated for lab4 on 2016.02.28.15:43:25
files:
filepath,kind,attributes,module,is_top
simulation/lab4.v,VERILOG,,lab4,true
simulation/submodules/lab4_SDRAM_test_component.v,VERILOG,,lab4_SDRAM,false
simulation/submodules/lab4_SDRAM.v,VERILOG,,lab4_SDRAM,false
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/lab4_alt_vip_vfr_0.vo,VERILOG,,lab4_alt_vip_vfr_0,false
simulation/submodules/lab4_hps_0.v,VERILOG,,lab4_hps_0,false
simulation/submodules/lab4_jtag_uart_0.v,VERILOG,,lab4_jtag_uart_0,false
simulation/submodules/lab4_led.v,VERILOG,,lab4_led,false
simulation/submodules/lab4_pll_0.vo,VERILOG,,lab4_pll_0,false
simulation/submodules/lab4_pll_1.vo,VERILOG,,lab4_pll_1,false
simulation/submodules/lab4_sw.v,VERILOG,,lab4_sw,false
simulation/submodules/lab4_sys_sdram_pll_0.v,VERILOG,,lab4_sys_sdram_pll_0,false
simulation/submodules/lab4_sysid_qsys_0.vo,VERILOG,,lab4_sysid_qsys_0,false
simulation/submodules/lab4_mm_interconnect_0.v,VERILOG,,lab4_mm_interconnect_0,false
simulation/submodules/lab4_mm_interconnect_1.v,VERILOG,,lab4_mm_interconnect_1,false
simulation/submodules/lab4_mm_interconnect_2.v,VERILOG,,lab4_mm_interconnect_2,false
simulation/submodules/lab4_irq_mapper.sv,SYSTEM_VERILOG,,lab4_irq_mapper,false
simulation/submodules/lab4_irq_mapper_001.sv,SYSTEM_VERILOG,,lab4_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,lab4_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,lab4_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,lab4_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/lab4_hps_0_fpga_interfaces_f2h_boot_from_fpga.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/lab4_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,lab4_hps_0_fpga_interfaces,false
simulation/submodules/lab4_hps_0_hps_io.v,VERILOG,,lab4_hps_0_hps_io,false
simulation/submodules/lab4_sys_sdram_pll_0_sys_pll.vo,VERILOG,,lab4_sys_sdram_pll_0_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/credit_producer.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/lab4_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_router,false
simulation/submodules/lab4_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/lab4_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_rsp_mux,false
simulation/submodules/lab4_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/lab4_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_router,false
simulation/submodules/lab4_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_router_002,false
simulation/submodules/lab4_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_rsp_mux,false
simulation/submodules/lab4_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/lab4_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,lab4_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/lab4_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_router,false
simulation/submodules/lab4_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_router_002,false
simulation/submodules/lab4_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_cmd_mux,false
simulation/submodules/lab4_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_rsp_demux,false
simulation/submodules/lab4_mm_interconnect_2_rsp_demux_001.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_rsp_mux,false
simulation/submodules/lab4_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/lab4_mm_interconnect_2_avalon_st_adapter.v,VERILOG,,lab4_mm_interconnect_2_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,lab4_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,lab4_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,lab4_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/lab4_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/lab4_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/lab4_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,lab4_hps_0_hps_io_border,false
simulation/submodules/lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
simulation/submodules/lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab4.SDRAM,lab4_SDRAM
lab4.alt_vip_itc_0,alt_vipitc131_IS2Vid
lab4.alt_vip_vfr_0,lab4_alt_vip_vfr_0
lab4.hps_0,lab4_hps_0
lab4.hps_0.fpga_interfaces,lab4_hps_0_fpga_interfaces
lab4.hps_0.hps_io,lab4_hps_0_hps_io
lab4.hps_0.hps_io.border,lab4_hps_0_hps_io_border
lab4.jtag_uart_0,lab4_jtag_uart_0
lab4.led,lab4_led
lab4.pll_0,lab4_pll_0
lab4.pll_1,lab4_pll_1
lab4.sw,lab4_sw
lab4.sys_sdram_pll_0,lab4_sys_sdram_pll_0
lab4.sys_sdram_pll_0.sys_pll,lab4_sys_sdram_pll_0_sys_pll
lab4.sys_sdram_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
lab4.sysid_qsys_0,lab4_sysid_qsys_0
lab4.mm_interconnect_0,lab4_mm_interconnect_0
lab4.mm_interconnect_0.alt_vip_vfr_0_avalon_master_translator,altera_merlin_master_translator
lab4.mm_interconnect_0.alt_vip_vfr_0_avalon_master_agent,altera_merlin_master_agent
lab4.mm_interconnect_0.hps_0_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
lab4.mm_interconnect_0.router,lab4_mm_interconnect_0_router
lab4.mm_interconnect_0.router_001,lab4_mm_interconnect_0_router_001
lab4.mm_interconnect_0.router_002,lab4_mm_interconnect_0_router_001
lab4.mm_interconnect_0.alt_vip_vfr_0_avalon_master_limiter,altera_merlin_traffic_limiter
lab4.mm_interconnect_0.hps_0_f2h_axi_slave_wr_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_0.hps_0_f2h_axi_slave_rd_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_0.cmd_demux,lab4_mm_interconnect_0_cmd_demux
lab4.mm_interconnect_0.cmd_mux,lab4_mm_interconnect_0_cmd_mux
lab4.mm_interconnect_0.cmd_mux_001,lab4_mm_interconnect_0_cmd_mux
lab4.mm_interconnect_0.rsp_demux,lab4_mm_interconnect_0_rsp_demux
lab4.mm_interconnect_0.rsp_demux_001,lab4_mm_interconnect_0_rsp_demux
lab4.mm_interconnect_0.rsp_mux,lab4_mm_interconnect_0_rsp_mux
lab4.mm_interconnect_1,lab4_mm_interconnect_1
lab4.mm_interconnect_1.SDRAM_s1_translator,altera_merlin_slave_translator
lab4.mm_interconnect_1.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
lab4.mm_interconnect_1.SDRAM_s1_agent,altera_merlin_slave_agent
lab4.mm_interconnect_1.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_1.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_1.router,lab4_mm_interconnect_1_router
lab4.mm_interconnect_1.router_001,lab4_mm_interconnect_1_router
lab4.mm_interconnect_1.router_002,lab4_mm_interconnect_1_router_002
lab4.mm_interconnect_1.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_1.cmd_demux,lab4_mm_interconnect_1_cmd_demux
lab4.mm_interconnect_1.cmd_demux_001,lab4_mm_interconnect_1_cmd_demux
lab4.mm_interconnect_1.cmd_mux,lab4_mm_interconnect_1_cmd_mux
lab4.mm_interconnect_1.rsp_demux,lab4_mm_interconnect_1_rsp_demux
lab4.mm_interconnect_1.rsp_mux,lab4_mm_interconnect_1_rsp_mux
lab4.mm_interconnect_1.rsp_mux_001,lab4_mm_interconnect_1_rsp_mux
lab4.mm_interconnect_1.SDRAM_s1_rsp_width_adapter,altera_merlin_width_adapter
lab4.mm_interconnect_1.SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
lab4.mm_interconnect_1.avalon_st_adapter,lab4_mm_interconnect_1_avalon_st_adapter
lab4.mm_interconnect_1.avalon_st_adapter.error_adapter_0,lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0
lab4.mm_interconnect_2,lab4_mm_interconnect_2
lab4.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
lab4.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_translator,altera_merlin_slave_translator
lab4.mm_interconnect_2.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
lab4.mm_interconnect_2.sw_s1_translator,altera_merlin_slave_translator
lab4.mm_interconnect_2.led_s1_translator,altera_merlin_slave_translator
lab4.mm_interconnect_2.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
lab4.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
lab4.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent,altera_merlin_slave_agent
lab4.mm_interconnect_2.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
lab4.mm_interconnect_2.sw_s1_agent,altera_merlin_slave_agent
lab4.mm_interconnect_2.led_s1_agent,altera_merlin_slave_agent
lab4.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.sw_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.led_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab4.mm_interconnect_2.router,lab4_mm_interconnect_2_router
lab4.mm_interconnect_2.router_001,lab4_mm_interconnect_2_router
lab4.mm_interconnect_2.router_002,lab4_mm_interconnect_2_router_002
lab4.mm_interconnect_2.router_003,lab4_mm_interconnect_2_router_002
lab4.mm_interconnect_2.router_004,lab4_mm_interconnect_2_router_002
lab4.mm_interconnect_2.router_005,lab4_mm_interconnect_2_router_002
lab4.mm_interconnect_2.router_006,lab4_mm_interconnect_2_router_002
lab4.mm_interconnect_2.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
lab4.mm_interconnect_2.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
lab4.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_2.sysid_qsys_0_control_slave_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_2.sw_s1_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_2.led_s1_burst_adapter,altera_merlin_burst_adapter
lab4.mm_interconnect_2.cmd_demux,lab4_mm_interconnect_2_cmd_demux
lab4.mm_interconnect_2.cmd_demux_001,lab4_mm_interconnect_2_cmd_demux
lab4.mm_interconnect_2.cmd_mux,lab4_mm_interconnect_2_cmd_mux
lab4.mm_interconnect_2.cmd_mux_001,lab4_mm_interconnect_2_cmd_mux
lab4.mm_interconnect_2.cmd_mux_002,lab4_mm_interconnect_2_cmd_mux
lab4.mm_interconnect_2.cmd_mux_003,lab4_mm_interconnect_2_cmd_mux
lab4.mm_interconnect_2.cmd_mux_004,lab4_mm_interconnect_2_cmd_mux
lab4.mm_interconnect_2.rsp_demux,lab4_mm_interconnect_2_rsp_demux
lab4.mm_interconnect_2.rsp_demux_002,lab4_mm_interconnect_2_rsp_demux
lab4.mm_interconnect_2.rsp_demux_003,lab4_mm_interconnect_2_rsp_demux
lab4.mm_interconnect_2.rsp_demux_004,lab4_mm_interconnect_2_rsp_demux
lab4.mm_interconnect_2.rsp_demux_001,lab4_mm_interconnect_2_rsp_demux_001
lab4.mm_interconnect_2.rsp_mux,lab4_mm_interconnect_2_rsp_mux
lab4.mm_interconnect_2.rsp_mux_001,lab4_mm_interconnect_2_rsp_mux
lab4.mm_interconnect_2.crosser,altera_avalon_st_handshake_clock_crosser
lab4.mm_interconnect_2.crosser_001,altera_avalon_st_handshake_clock_crosser
lab4.mm_interconnect_2.crosser_002,altera_avalon_st_handshake_clock_crosser
lab4.mm_interconnect_2.crosser_003,altera_avalon_st_handshake_clock_crosser
lab4.mm_interconnect_2.avalon_st_adapter,lab4_mm_interconnect_2_avalon_st_adapter
lab4.mm_interconnect_2.avalon_st_adapter.error_adapter_0,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0
lab4.mm_interconnect_2.avalon_st_adapter_001,lab4_mm_interconnect_2_avalon_st_adapter
lab4.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0
lab4.mm_interconnect_2.avalon_st_adapter_002,lab4_mm_interconnect_2_avalon_st_adapter
lab4.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0
lab4.mm_interconnect_2.avalon_st_adapter_003,lab4_mm_interconnect_2_avalon_st_adapter
lab4.mm_interconnect_2.avalon_st_adapter_003.error_adapter_0,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0
lab4.mm_interconnect_2.avalon_st_adapter_004,lab4_mm_interconnect_2_avalon_st_adapter
lab4.mm_interconnect_2.avalon_st_adapter_004.error_adapter_0,lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0
lab4.irq_mapper,lab4_irq_mapper
lab4.irq_mapper_001,lab4_irq_mapper_001
lab4.rst_controller,altera_reset_controller
lab4.rst_controller_001,altera_reset_controller
lab4.rst_controller_002,altera_reset_controller
