# Design-of-a-RISC-processor
Hardware Implementation of a RISC processor with Pipelined stages using Verilog Behavioral modeling style.
