// Seed: 1051177120
module module_0;
  assign module_1.id_1 = 0;
  supply1 id_1 = 1, id_2;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  supply0 id_1, id_2, id_3 = id_3;
  assign id_1 = id_3;
  `define pp_4 0
  assign `pp_4 = `pp_4 ? id_2 : 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  tri0 id_5 = id_2;
  wire id_6 = id_6;
  wire id_7;
endmodule
