
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015982                       # Number of seconds simulated
sim_ticks                                 15981899500                       # Number of ticks simulated
final_tick                                15981899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185181                       # Simulator instruction rate (inst/s)
host_op_rate                                   185181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81889436                       # Simulator tick rate (ticks/s)
host_mem_usage                                 632228                       # Number of bytes of host memory used
host_seconds                                   195.16                       # Real time elapsed on the host
sim_insts                                    36140713                       # Number of instructions simulated
sim_ops                                      36140713                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        30481856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30538240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16406272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16406272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           476279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              477160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        256348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3527991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1907273663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1910801654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3527991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3527991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1026553321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1026553321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1026553321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3527991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1907273663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2937354975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      477160                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256743                       # Number of write requests accepted
system.mem_ctrls.readBursts                    477160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               30489152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16427712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30538240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16431552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    767                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18624                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15981858000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                477160                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  126211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    744.405446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   565.651221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.944717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5590      8.87%      8.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5191      8.24%     17.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5672      9.00%     26.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2104      3.34%     29.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2203      3.50%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1829      2.90%     35.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1856      2.95%     38.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1886      2.99%     41.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36691     58.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63022                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.930950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.754518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.508351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         15915     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15916                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.127356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.548087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14981     94.13%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.33%     94.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              755      4.74%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               85      0.53%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15916                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9135406750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18067775500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2381965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19176.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37926.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1907.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1027.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1910.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1028.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   433275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236766                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21776.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                233634240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                127479000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1844091600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              819590400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1043565120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8661826305                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1988485500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            14718672165                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            921.204898                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3212227250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     533520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12232831250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                242638200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                132391875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1871001600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              843404400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1043565120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8860554810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1814170500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            14807726505                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            926.777789                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2918485750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     533520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12525653000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6583970                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4197260                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            112444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4516226                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3479857                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.052322                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  764810                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          353490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             353269                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              221                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      9324980                       # DTB read hits
system.cpu.dtb.read_misses                      16991                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  9341971                       # DTB read accesses
system.cpu.dtb.write_hits                     6804995                       # DTB write hits
system.cpu.dtb.write_misses                     43564                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 6848559                       # DTB write accesses
system.cpu.dtb.data_hits                     16129975                       # DTB hits
system.cpu.dtb.data_misses                      60555                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 16190530                       # DTB accesses
system.cpu.itb.fetch_hits                     6476188                       # ITB hits
system.cpu.itb.fetch_misses                        89                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 6476277                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                10032                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31963800                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6559142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       47243188                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6583970                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4597936                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25232489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  231473                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1699                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   6476188                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41703                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31909108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.480555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.724997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22969084     71.98%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   929418      2.91%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   775573      2.43%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   880753      2.76%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1054231      3.30%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   818851      2.57%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   701232      2.20%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   637934      2.00%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3142032      9.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31909108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205982                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.478022                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4803341                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              19148623                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7090649                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                751176                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 115319                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1240743                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   423                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               46205413                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1330                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 115319                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5159323                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5265754                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3377517                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7426604                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10564591                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               45678605                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 87234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1220098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 893423                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                8990636                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27674414                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              54886256                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54806123                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             40098                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              24555590                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3118824                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              90607                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          50191                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4457314                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8529299                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7083833                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            397773                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           720557                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   39980821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               90246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  40301061                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9707                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3930354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1505290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            149                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31909108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.262996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.911926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18468142     57.88%     57.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3741147     11.72%     69.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2811156      8.81%     78.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2027246      6.35%     84.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2032470      6.37%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1279045      4.01%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              824516      2.58%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              419425      1.31%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              305961      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31909108                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  118981     10.97%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 656250     60.51%     71.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                309379     28.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              23971447     59.48%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                34456      0.09%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  17      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9421771     23.38%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6873324     17.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               40301061                       # Type of FU issued
system.cpu.iq.rate                           1.260834                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1084610                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026913                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          113514501                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          43961621                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     38890574                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               91046                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              40124                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        40111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41334726                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   50931                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           549632                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       603687                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        10033                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       602225                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10003                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1080389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 115319                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1358100                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3031517                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            45043825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             21059                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8529299                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7083833                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              50155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  25774                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2995609                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            325                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          63510                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        49474                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               112984                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              40095373                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9341975                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            205688                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       4972758                       # number of nop insts executed
system.cpu.iew.exec_refs                     16190534                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6083417                       # Number of branches executed
system.cpu.iew.exec_stores                    6848559                       # Number of stores executed
system.cpu.iew.exec_rate                     1.254399                       # Inst execution rate
system.cpu.iew.wb_sent                       39010149                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      38930685                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  18778274                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24312278                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.217962                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.772378                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4250581                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           90097                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            112027                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31316955                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.301363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.490746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21305288     68.03%     68.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2940670      9.39%     77.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1358014      4.34%     81.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       968336      3.09%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       714204      2.28%     87.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       611487      1.95%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       399474      1.28%     90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       273918      0.87%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2745564      8.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31316955                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             40754739                       # Number of instructions committed
system.cpu.commit.committedOps               40754739                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14407220                       # Number of memory references committed
system.cpu.commit.loads                       7925612                       # Number of loads committed
system.cpu.commit.membars                       40032                       # Number of memory barriers committed
system.cpu.commit.branches                    5508467                       # Number of branches committed
system.cpu.commit.fp_insts                      40106                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  35527011                       # Number of committed integer instructions.
system.cpu.commit.function_calls               656431                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4614040     11.32%     11.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         21668949     53.17%     64.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24448      0.06%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             27      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             17      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7965644     19.55%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6481609     15.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          40754739                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2745564                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     73537100                       # The number of ROB reads
system.cpu.rob.rob_writes                    90602910                       # The number of ROB writes
system.cpu.timesIdled                             603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    36140713                       # Number of Instructions Simulated
system.cpu.committedOps                      36140713                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.884426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.884426                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.130676                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.130676                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 53641033                       # number of integer regfile reads
system.cpu.int_regfile_writes                26587100                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     40084                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       52                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  120104                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  80071                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            475254                       # number of replacements
system.cpu.dcache.tags.tagsinuse           973.660985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10953519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            476278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.998163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2061896000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   973.660985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.950841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.950841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29179996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29179996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6184137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6184137                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4689320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4689320                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        40030                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40030                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        40032                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40032                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10873457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10873457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10873457                       # number of overall hits
system.cpu.dcache.overall_hits::total        10873457                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1646080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1646080                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1752256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1752256                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3398336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3398336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3398336                       # number of overall misses
system.cpu.dcache.overall_misses::total       3398336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 100728329500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 100728329500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  97282465779                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  97282465779                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 198010795279                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 198010795279                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 198010795279                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 198010795279                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7830217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7830217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      6441576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6441576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        40034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14271793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14271793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14271793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14271793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.210222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.210222                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.272023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.272023                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.238116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.238116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238116                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61192.851806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61192.851806                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55518.409284                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55518.409284                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58266.985748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58266.985748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58266.985748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58266.985748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11553903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1949                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            289776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.871842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.578947                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       256348                       # number of writebacks
system.cpu.dcache.writebacks::total            256348                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1402663                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1402663                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1519395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1519395                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2922058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2922058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2922058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2922058                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       243417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       243417                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       232861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232861                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       476278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       476278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       476278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       476278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  17722727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17722727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15747619474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15747619474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  33470346974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33470346974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  33470346974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33470346974                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.036150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033372                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72808.092697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72808.092697                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67626.693495                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67626.693495                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        67500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70274.812135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70274.812135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70274.812135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70274.812135                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               395                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.880917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6474957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7349.553916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.880917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12953257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12953257                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      6474957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6474957                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       6474957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6474957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      6474957                       # number of overall hits
system.cpu.icache.overall_hits::total         6474957                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1231                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1231                       # number of overall misses
system.cpu.icache.overall_misses::total          1231                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     71585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71585500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     71585500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71585500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     71585500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71585500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      6476188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6476188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      6476188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6476188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      6476188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6476188                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000190                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000190                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58152.315191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58152.315191                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58152.315191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58152.315191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58152.315191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58152.315191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          395                       # number of writebacks
system.cpu.icache.writebacks::total               395                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          350                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          350                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          350                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          881                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53915000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61197.502838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61197.502838                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61197.502838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61197.502838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61197.502838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61197.502838                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        952809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       475649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15981899500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             244298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256348                       # Transaction distribution
system.membus.trans_dist::WritebackClean          395                       # Transaction distribution
system.membus.trans_dist::CleanEvict           218906                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232861                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232861                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            881                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        243418                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1427811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1429968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        81664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     46888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46969728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            477160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  477160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              477160                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2035087500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4660249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2499350249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             15.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
