// RISC-V Instruction Memory
@0000

// Initialize registers
00400093  // addi x1, x0, 4    // x1 = 4
00200113  // addi x2, x0, 2    // x2 = 2   
ff000193  // addi x3, x0, -16  // x3 = -16
00000013  // nop
00000013  // nop
00000013  // nop
00000013  // nop
00000013  // nop

// Test comparison instructions
0011a2b3  // slt x5, x3, x1    // x5 = (x3 < x1) ? 1 : 0 (expected x5 = 1)
00113333  // sltu x6, x2, x1   // x6 = (x2 < x1) ? 1 : 0 (expected x6 = 1)
00312393  // slti x7, x2, 3    // x7 = (x2 < 3) ? 1 : 0 (expected x7 = 1)
ff11b413  // sltiu x8, x3, -15 // x8 = (x3 < -15) ? 1 : 0 (expected x8 = 1)
0030a4b3  // slt x9, x1, x3    // x9 = (x1 < x3) ? 1 : 0 (expected x9 = 0)
0030a4b3  // sltu x10, x1, x2  // x10 = (x1 < x2) ? 1 : 0 (expected x10 = 0)
00112593  // slti x11, x2, 1   // x11 = (x2 < 1) ? 1 : 0 (expected x11 = 0)
fef1b613  // sltiu x12, x3, -17 // x12 = (x3 < -17) ? 1 : 0 (expected x12 = 0)
00000013  // nop
00000013  // nop
00000013  // nop
00000013  // nop
00000013  // nop
