<stg><name>strip_mac_header</name>


<trans_list>

<trans id="257" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="185" op_2_bw="32">
<![CDATA[
entry:3  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @ipDataFifo_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1">
<![CDATA[
entry:4  %cics_wasLast_load = load i1* @cics_wasLast, align 1

]]></Node>
<StgValue><ssdm name="cics_wasLast_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:5  %dataLen_V_load = load i8* @dataLen_V, align 1

]]></Node>
<StgValue><ssdm name="dataLen_V_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
entry:6  %sentBytes_V_load = load i8* @sentBytes_V, align 1

]]></Node>
<StgValue><ssdm name="sentBytes_V_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
entry:8  %p_Val2_3 = load i8* @cics_prevWord_keep_V, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9  %tmp_not_i = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="tmp_not_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10  %brmerge_i = or i1 %cics_wasLast_load, %tmp_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11  br i1 %brmerge_i, label %._crit_edge6.i, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="185" op_0_bw="185" op_1_bw="185">
<![CDATA[
:0  %tmp1 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @ipDataFifo_V)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="185">
<![CDATA[
:1  %p_Val2_s = trunc i185 %tmp1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="185" op_2_bw="32">
<![CDATA[
:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3">
<![CDATA[
:4  %t_V = load i3* @cics_wordCount_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="48" op_0_bw="48">
<![CDATA[
:5  %destMacAddress_V_loa = load i48* @destMacAddress_V, align 8

]]></Node>
<StgValue><ssdm name="destMacAddress_V_loa"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="48">
<![CDATA[
:6  %p_Val2_1 = load i48* @srcMacAddress_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:7  switch i3 %t_V, label %._crit_edge8.i [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="185">
<![CDATA[
:0  %tmp_4 = trunc i185 %tmp1 to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_1 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_1, i32 %tmp_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:2  store i48 %p_Result_1, i48* @srcMacAddress_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_4_i = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_4_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %p_Result_4_i, i8* @dataLen_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="48" op_0_bw="185">
<![CDATA[
:0  %tmp_3 = trunc i185 %tmp1 to i48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  store i48 %tmp_3, i48* @destMacAddress_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_1_i = call i16 @_ssdm_op_PartSelect.i16.i185.i32.i32(i185 %tmp1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_s = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_1, i16 %p_Result_1_i, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  store i48 %p_Result_s, i48* @srcMacAddress_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge8.i:0  %cics_wordCount_V_fla = phi i1 [ false, %0 ], [ true, %3 ], [ true, %2 ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_fla"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge8.i:3  %dataLen_V_loc_i = phi i8 [ %dataLen_V_load, %0 ], [ %dataLen_V_load, %3 ], [ %p_Result_4_i, %2 ], [ %dataLen_V_load, %1 ]

]]></Node>
<StgValue><ssdm name="dataLen_V_loc_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge8.i:4  %sentBytes_V_flag_i = phi i1 [ false, %0 ], [ false, %3 ], [ true, %2 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_flag_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge8.i:5  %sentBytes_V_loc_i = phi i8 [ %sentBytes_V_load, %0 ], [ %sentBytes_V_load, %3 ], [ 0, %2 ], [ %sentBytes_V_load, %1 ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_loc_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge8.i:6  %t_V_1 = phi i3 [ %t_V, %0 ], [ 3, %3 ], [ 2, %2 ], [ 1, %1 ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge8.i:7  %tmp_1_i = icmp ugt i3 %t_V_1, 2

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.i:8  br i1 %tmp_1_i, label %4, label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_7_i = icmp eq i8 %dataLen_V_loc_i, 0

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_7_i, label %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
:0  %lhs_V_1 = zext i8 %dataLen_V_loc_i to i9

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
:1  %rhs_V_1 = zext i8 %sentBytes_V_loc_i to i9

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %ret_V_3 = sub i9 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_4_i = icmp sgt i9 %ret_V_3, 8

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4_i, label %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_9_i = icmp eq i8 %dataLen_V_loc_i, %sentBytes_V_loc_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_9_i, label %._crit_edge9.i, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:0  %tmp_12_i = icmp eq i9 %ret_V_3, 8

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1  %tmp_15_i = icmp eq i9 %ret_V_3, 7

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %tmp_18_i = icmp eq i9 %ret_V_3, 6

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:3  %tmp_21_i = icmp eq i9 %ret_V_3, 5

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:4  %tmp_24_i = icmp eq i9 %ret_V_3, 4

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:5  %tmp_27_i = icmp eq i9 %ret_V_3, 3

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:6  %tmp_30_i = icmp eq i9 %ret_V_3, 2

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="185">
<![CDATA[
_ifconv:34  %tmp_9 = trunc i185 %tmp1 to i48

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:37  br label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:0  %p_Result_13_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_13_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:1  %p_Result_14_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)

]]></Node>
<StgValue><ssdm name="p_Result_14_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:2  %keepTemp_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_14_i, i2 %p_Result_13_i)

]]></Node>
<StgValue><ssdm name="keepTemp_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="48" op_0_bw="185">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:4  %tmp_7 = trunc i185 %tmp1 to i48

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="185" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:6  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:7  %tmp_last_V_1 = xor i1 %tmp_8, true

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:8  %tmp_8_i = icmp eq i3 %t_V_1, 3

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:10  %cics_wordCount_V_fla_2 = or i1 %tmp_8_i, %cics_wordCount_V_fla

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_fla_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:11  %cics_wordCount_V_new_1 = select i1 %tmp_8_i, i3 -4, i3 %t_V_1

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_new_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:14  %tmp_11_i = icmp eq i8 %keepTemp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:15  %tmp_14_i = icmp eq i8 %keepTemp_V, 127

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:16  %tmp_17_i = icmp eq i8 %keepTemp_V, 63

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:17  %tmp_20_i = icmp eq i8 %keepTemp_V, 31

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:18  %tmp_23_i = icmp eq i8 %keepTemp_V, 15

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:19  %tmp_26_i = icmp eq i8 %keepTemp_V, 7

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:20  %tmp_29_i = icmp eq i8 %keepTemp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:21  %tmp_32_i = icmp eq i8 %keepTemp_V, 1

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:22  %sel_tmp1 = xor i1 %tmp_11_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:23  %sel_tmp2 = and i1 %tmp_14_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:24  %sel_tmp6_demorgan = or i1 %tmp_11_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:25  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:26  %sel_tmp7 = and i1 %tmp_17_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:27  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_17_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:28  %sel_tmp = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:29  %sel_tmp3 = and i1 %tmp_20_i, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:30  %sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_20_i

]]></Node>
<StgValue><ssdm name="sel_tmp22_demorgan"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:31  %sel_tmp4 = xor i1 %sel_tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:32  %sel_tmp5 = and i1 %tmp_23_i, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:33  %sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %tmp_23_i

]]></Node>
<StgValue><ssdm name="sel_tmp33_demorgan"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:34  %sel_tmp8 = xor i1 %sel_tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:35  %sel_tmp9 = and i1 %tmp_26_i, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:36  %sel_tmp46_demorgan = or i1 %sel_tmp33_demorgan, %tmp_26_i

]]></Node>
<StgValue><ssdm name="sel_tmp46_demorgan"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:37  %sel_tmp10 = xor i1 %sel_tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:38  %sel_tmp11 = and i1 %tmp_29_i, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:39  %tmp3 = or i1 %tmp_32_i, %sentBytes_V_flag_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:40  %tmp4 = or i1 %tmp_11_i, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:41  %tmp2 = or i1 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:42  %tmp6 = or i1 %sel_tmp7, %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:43  %tmp8 = or i1 %sel_tmp9, %sel_tmp11

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:44  %tmp7 = or i1 %tmp8, %sel_tmp5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:45  %tmp5 = or i1 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:46  %sentBytes_V_flag_8_i = or i1 %tmp5, %tmp2

]]></Node>
<StgValue><ssdm name="sentBytes_V_flag_8_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:47  %newSel_v_cast_cast = select i1 %sel_tmp11, i3 2, i3 3

]]></Node>
<StgValue><ssdm name="newSel_v_cast_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:48  %newSel9_v = select i1 %sel_tmp5, i3 -4, i3 -3

]]></Node>
<StgValue><ssdm name="newSel9_v"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:49  %or_cond1 = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:50  %newSel11_v_cast_cast = select i1 %sel_tmp7, i4 6, i4 7

]]></Node>
<StgValue><ssdm name="newSel11_v_cast_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:51  %or_cond2 = or i1 %sel_tmp7, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:52  %newSel13_v = select i1 %tmp_11_i, i4 -8, i4 1

]]></Node>
<StgValue><ssdm name="newSel13_v"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:53  %or_cond3 = or i1 %tmp_11_i, %tmp_32_i

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:54  %newSel15_v = select i1 %tmp8, i3 %newSel_v_cast_cast, i3 %newSel9_v

]]></Node>
<StgValue><ssdm name="newSel15_v"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="3">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:55  %newSel15_v_cast = zext i3 %newSel15_v to i4

]]></Node>
<StgValue><ssdm name="newSel15_v_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:56  %or_cond4 = or i1 %tmp8, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:57  %newSel17_v = select i1 %or_cond2, i4 %newSel11_v_cast_cast, i4 %newSel13_v

]]></Node>
<StgValue><ssdm name="newSel17_v"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:58  %or_cond5 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:59  %newSel19_v = select i1 %or_cond4, i4 %newSel15_v_cast, i4 %newSel17_v

]]></Node>
<StgValue><ssdm name="newSel19_v"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="4">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:60  %newSel19_v_cast = zext i4 %newSel19_v to i8

]]></Node>
<StgValue><ssdm name="newSel19_v_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:61  %newSel = add i8 %newSel19_v_cast, %sentBytes_V_loc_i

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:62  %or_cond6 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:63  %newSel1 = select i1 %or_cond6, i8 %newSel, i8 0

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:65  br label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="185">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:1  %tmp_5 = trunc i185 %tmp1 to i48

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:3  %p_Result_10_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_10_i"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:4  %p_Result_11_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)

]]></Node>
<StgValue><ssdm name="p_Result_11_i"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="185" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:6  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:7  %tmp_last_V = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:8  %tmp_2_i = icmp eq i3 %t_V_1, 3

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:10  %cics_wordCount_V_fla_1 = or i1 %tmp_2_i, %cics_wordCount_V_fla

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_fla_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:11  %cics_wordCount_V_new = select i1 %tmp_2_i, i3 -4, i3 %t_V_1

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_new"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:15  br label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
._crit_edge9.i:0  %cics_wordCount_V_fla_3 = phi i1 [ %cics_wordCount_V_fla_1, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_fla_2, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %cics_wordCount_V_fla, %._crit_edge8.i ], [ %cics_wordCount_V_fla, %_ifconv ], [ %cics_wordCount_V_fla, %6 ]

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_fla_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3">
<![CDATA[
._crit_edge9.i:1  %cics_wordCount_V_new_2 = phi i3 [ %cics_wordCount_V_new, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_new_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %t_V_1, %._crit_edge8.i ], [ %t_V_1, %_ifconv ], [ %t_V_1, %6 ]

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_new_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
._crit_edge9.i:2  %sentBytes_V_flag_10_s = phi i1 [ %sentBytes_V_flag_i, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %sentBytes_V_flag_8_i, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %sentBytes_V_flag_i, %._crit_edge8.i ], [ true, %_ifconv ], [ %sentBytes_V_flag_i, %6 ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_flag_10_s"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
._crit_edge9.i:3  %sentBytes_V_new_i = phi i8 [ 0, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %newSel1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ 0, %._crit_edge8.i ], [ %dataLen_V_loc_i, %_ifconv ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_new_i"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
._crit_edge9.i:4  %sendWord_2_3_i = phi i1 [ %tmp_last_V, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %tmp_last_V_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ undef, %._crit_edge8.i ], [ true, %_ifconv ], [ true, %6 ]

]]></Node>
<StgValue><ssdm name="sendWord_2_3_i"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.i:6  store i8 %p_Val2_4, i8* @cics_prevWord_keep_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.i:7  br i1 %tmp_2, label %7, label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_34_i = xor i1 %sendWord_2_3_i, true

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 %tmp_34_i, i1* @cics_wasLast, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge18.i:0  %cics_wordCount_V_fla_4 = phi i1 [ true, %7 ], [ %cics_wordCount_V_fla_3, %._crit_edge9.i ]

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_fla_4"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge18.i:1  %cics_wordCount_V_new_3 = phi i3 [ 0, %7 ], [ %cics_wordCount_V_new_2, %._crit_edge9.i ]

]]></Node>
<StgValue><ssdm name="cics_wordCount_V_new_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18.i:2  br i1 %cics_wordCount_V_fla_4, label %mergeST.i, label %._crit_edge18.new.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="cics_wordCount_V_fla_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
mergeST.i:0  store i3 %cics_wordCount_V_new_3, i3* @cics_wordCount_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18.new.i:0  br label %._crit_edge19.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.i:0  br i1 %cics_wasLast_load, label %8, label %._crit_edge19.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_3_i = icmp eq i8 %dataLen_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3_i, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_i = icmp eq i8 %dataLen_V_load, %sentBytes_V_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_i, label %._crit_edge20.i, label %._crit_edge21.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge21.i:0  %lhs_V = zext i8 %dataLen_V_load to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge21.i:1  %rhs_V = zext i8 %sentBytes_V_load to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge21.i:2  %ret_V = sub i9 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge21.i:3  %tmp_5_i = icmp eq i9 %ret_V, 2

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21.i:8  br label %._crit_edge20.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_6_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_6_i"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge20.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge20.i:0  %sentBytes_V_flag_11_s = phi i1 [ false, %9 ], [ false, %10 ], [ true, %._crit_edge21.i ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_flag_11_s"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20.i:1  store i1 false, i1* @cics_wasLast, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20.i:2  br label %._crit_edge19.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge19.i:0  %sentBytes_V_flag_13_s = phi i1 [ %sentBytes_V_flag_10_s, %._crit_edge18.new.i ], [ %sentBytes_V_flag_11_s, %._crit_edge20.i ], [ false, %._crit_edge6.i ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_flag_13_s"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge19.i:1  %sentBytes_V_new_10_i = phi i8 [ %sentBytes_V_new_i, %._crit_edge18.new.i ], [ %dataLen_V_load, %._crit_edge20.i ], [ %dataLen_V_load, %._crit_edge6.i ]

]]></Node>
<StgValue><ssdm name="sentBytes_V_new_10_i"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge19.i:2  br i1 %sentBytes_V_flag_13_s, label %mergeST27.i, label %strip_mac_header.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sentBytes_V_flag_13_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
mergeST27.i:0  store i8 %sentBytes_V_new_10_i, i8* @sentBytes_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry:7  %p_Val2_2 = load i64* @cics_prevWord_data_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
._crit_edge8.i:1  %v2_V = phi i48 [ %destMacAddress_V_loa, %0 ], [ %destMacAddress_V_loa, %3 ], [ %destMacAddress_V_loa, %2 ], [ %tmp_3, %1 ]

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
._crit_edge8.i:2  %v1_V = phi i48 [ %p_Val2_1, %0 ], [ %p_Val2_1, %3 ], [ %p_Result_1, %2 ], [ %p_Result_s, %1 ]

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %sel_tmp12 = xor i1 %tmp_12_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %sel_tmp13 = and i1 %tmp_15_i, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %sel_tmp104_demorgan = or i1 %tmp_12_i, %tmp_15_i

]]></Node>
<StgValue><ssdm name="sel_tmp104_demorgan"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %sel_tmp14 = xor i1 %sel_tmp104_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %sel_tmp15 = and i1 %tmp_18_i, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %sel_tmp111_demorgan = or i1 %sel_tmp104_demorgan, %tmp_18_i

]]></Node>
<StgValue><ssdm name="sel_tmp111_demorgan"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %sel_tmp16 = xor i1 %sel_tmp111_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %sel_tmp17 = and i1 %tmp_21_i, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %sel_tmp120_demorgan = or i1 %sel_tmp111_demorgan, %tmp_21_i

]]></Node>
<StgValue><ssdm name="sel_tmp120_demorgan"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %sel_tmp18 = xor i1 %sel_tmp120_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp19 = and i1 %tmp_24_i, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %sel_tmp131_demorgan = or i1 %sel_tmp120_demorgan, %tmp_24_i

]]></Node>
<StgValue><ssdm name="sel_tmp131_demorgan"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %sel_tmp20 = xor i1 %sel_tmp131_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %sel_tmp21 = and i1 %tmp_27_i, %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:21  %newSel23_cast_cast = select i1 %sel_tmp21, i6 7, i6 15

]]></Node>
<StgValue><ssdm name="newSel23_cast_cast"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %or_cond7 = or i1 %sel_tmp21, %sel_tmp19

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:23  %newSel2 = select i1 %sel_tmp17, i6 31, i6 -1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_cond8 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:25  %newSel3 = select i1 %sel_tmp13, i8 127, i8 -1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %or_cond9 = or i1 %sel_tmp13, %tmp_12_i

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:27  %newSel29_cast_cast = select i1 %tmp_30_i, i8 3, i8 1

]]></Node>
<StgValue><ssdm name="newSel29_cast_cast"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:28  %newSel4 = select i1 %or_cond7, i6 %newSel23_cast_cast, i6 %newSel2

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:29  %newSel31_cast = zext i6 %newSel4 to i8

]]></Node>
<StgValue><ssdm name="newSel31_cast"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_cond = or i1 %or_cond7, %or_cond8

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %newSel5 = select i1 %or_cond9, i8 %newSel3, i8 %newSel29_cast_cast

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:32  %sendWord_keep_V_1 = select i1 %or_cond, i8 %newSel31_cast, i8 %newSel5

]]></Node>
<StgValue><ssdm name="sendWord_keep_V_1"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %p_Result_18_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_18_i"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
_ifconv:35  %sendWord_data_V_2 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_9, i16 %p_Result_18_i)

]]></Node>
<StgValue><ssdm name="sendWord_data_V_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ifconv:36  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:3  %p_Result_15_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_15_i"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:5  %sendWord_data_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_7, i16 %p_Result_15_i)

]]></Node>
<StgValue><ssdm name="sendWord_data_V_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="96" op_0_bw="96" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:9  %p_Result_8 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:12  %tmp_user_V_2 = select i1 %tmp_8_i, i96 %p_Result_8, i96 0

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="112" op_0_bw="96">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:13  %tmp_user_V_3 = zext i96 %tmp_user_V_2 to i112

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:64  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:0  %p_Result_8_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_8_i"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:2  %sendWord_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_5, i16 %p_Result_8_i)

]]></Node>
<StgValue><ssdm name="sendWord_data_V"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:5  %sendWord_keep_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_11_i, i2 %p_Result_10_i)

]]></Node>
<StgValue><ssdm name="sendWord_keep_V"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="96" op_0_bw="96" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:9  %p_Result_7 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:12  %tmp_user_V = select i1 %tmp_2_i, i96 %p_Result_7, i96 0

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="112" op_0_bw="96">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:13  %tmp_user_V_1 = zext i96 %tmp_user_V to i112

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:14  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge9.i:5  store i64 %p_Val2_s, i64* @cics_prevWord_data_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge21.i:4  %tmp_keep_V_1 = select i1 %tmp_5_i, i8 3, i8 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21.i:5  %p_Result_7_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7_i"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge21.i:6  %p_Result_11 = zext i16 %p_Result_7_i to i64

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
._crit_edge21.i:7  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_5_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5_i"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="16">
<![CDATA[
:1  %p_Result_9 = zext i16 %p_Result_5_i to i64

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="2">
<![CDATA[
:3  %p_Result_10 = zext i2 %p_Result_6_i to i8

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="185" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i185* @ipDataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ifconv:36  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv:64  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv:14  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
<literal name="cics_wordCount_V_fla_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1  br label %._crit_edge18.new.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
._crit_edge21.i:7  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
<literal name="cics_wasLast_load" val="1"/>
<literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="112" op_5_bw="64" op_6_bw="8" op_7_bw="1" op_8_bw="112">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sentBytes_V_flag_13_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
mergeST27.i:1  br label %strip_mac_header.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0">
<![CDATA[
strip_mac_header.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
