{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 11:12:20 2020 " "Info: Processing started: Sat Dec 26 11:12:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Asyn_up_T_FF -c Asyn_up_T_FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Asyn_up_T_FF -c Asyn_up_T_FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "T_FF:TFF2\|mem " "Info: Detected ripple clock \"T_FF:TFF2\|mem\" as buffer" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T_FF:TFF2\|mem" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T_FF:TFF1\|mem " "Info: Detected ripple clock \"T_FF:TFF1\|mem\" as buffer" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T_FF:TFF1\|mem" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:CLOCK\|tmp " "Info: Detected ripple clock \"Clock_Divider:CLOCK\|tmp\" as buffer" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:CLOCK\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T_FF:TFF0\|mem " "Info: Detected ripple clock \"T_FF:TFF0\|mem\" as buffer" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T_FF:TFF0\|mem" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register Clock_Divider:CLOCK\|count\[0\] register Clock_Divider:CLOCK\|count\[24\] 247.1 MHz 4.047 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 247.1 MHz between source register \"Clock_Divider:CLOCK\|count\[0\]\" and destination register \"Clock_Divider:CLOCK\|count\[24\]\" (period= 4.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.841 ns + Longest register register " "Info: + Longest register to register delay is 3.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:CLOCK\|count\[0\] 1 REG LCFF_X10_Y19_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N17; Fanout = 3; REG Node = 'Clock_Divider:CLOCK\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:CLOCK|count[0] } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.393 ns) 0.887 ns Clock_Divider:CLOCK\|Add0~1 2 COMB LCCOMB_X11_Y19_N0 2 " "Info: 2: + IC(0.494 ns) + CELL(0.393 ns) = 0.887 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { Clock_Divider:CLOCK|count[0] Clock_Divider:CLOCK|Add0~1 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.958 ns Clock_Divider:CLOCK\|Add0~3 3 COMB LCCOMB_X11_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.958 ns; Loc. = LCCOMB_X11_Y19_N2; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~1 Clock_Divider:CLOCK|Add0~3 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.029 ns Clock_Divider:CLOCK\|Add0~5 4 COMB LCCOMB_X11_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.029 ns; Loc. = LCCOMB_X11_Y19_N4; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~3 Clock_Divider:CLOCK|Add0~5 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.100 ns Clock_Divider:CLOCK\|Add0~7 5 COMB LCCOMB_X11_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.100 ns; Loc. = LCCOMB_X11_Y19_N6; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~5 Clock_Divider:CLOCK|Add0~7 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.171 ns Clock_Divider:CLOCK\|Add0~9 6 COMB LCCOMB_X11_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.171 ns; Loc. = LCCOMB_X11_Y19_N8; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~7 Clock_Divider:CLOCK|Add0~9 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.242 ns Clock_Divider:CLOCK\|Add0~11 7 COMB LCCOMB_X11_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.242 ns; Loc. = LCCOMB_X11_Y19_N10; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~9 Clock_Divider:CLOCK|Add0~11 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.313 ns Clock_Divider:CLOCK\|Add0~13 8 COMB LCCOMB_X11_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.313 ns; Loc. = LCCOMB_X11_Y19_N12; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~11 Clock_Divider:CLOCK|Add0~13 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.472 ns Clock_Divider:CLOCK\|Add0~15 9 COMB LCCOMB_X11_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.472 ns; Loc. = LCCOMB_X11_Y19_N14; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:CLOCK|Add0~13 Clock_Divider:CLOCK|Add0~15 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.543 ns Clock_Divider:CLOCK\|Add0~17 10 COMB LCCOMB_X11_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.543 ns; Loc. = LCCOMB_X11_Y19_N16; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~15 Clock_Divider:CLOCK|Add0~17 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.614 ns Clock_Divider:CLOCK\|Add0~19 11 COMB LCCOMB_X11_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.614 ns; Loc. = LCCOMB_X11_Y19_N18; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~17 Clock_Divider:CLOCK|Add0~19 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.685 ns Clock_Divider:CLOCK\|Add0~21 12 COMB LCCOMB_X11_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.685 ns; Loc. = LCCOMB_X11_Y19_N20; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~19 Clock_Divider:CLOCK|Add0~21 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.756 ns Clock_Divider:CLOCK\|Add0~23 13 COMB LCCOMB_X11_Y19_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.756 ns; Loc. = LCCOMB_X11_Y19_N22; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~21 Clock_Divider:CLOCK|Add0~23 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.827 ns Clock_Divider:CLOCK\|Add0~25 14 COMB LCCOMB_X11_Y19_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.827 ns; Loc. = LCCOMB_X11_Y19_N24; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~23 Clock_Divider:CLOCK|Add0~25 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.898 ns Clock_Divider:CLOCK\|Add0~27 15 COMB LCCOMB_X11_Y19_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.898 ns; Loc. = LCCOMB_X11_Y19_N26; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~25 Clock_Divider:CLOCK|Add0~27 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.969 ns Clock_Divider:CLOCK\|Add0~29 16 COMB LCCOMB_X11_Y19_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.969 ns; Loc. = LCCOMB_X11_Y19_N28; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~27 Clock_Divider:CLOCK|Add0~29 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.115 ns Clock_Divider:CLOCK\|Add0~31 17 COMB LCCOMB_X11_Y19_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.115 ns; Loc. = LCCOMB_X11_Y19_N30; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Clock_Divider:CLOCK|Add0~29 Clock_Divider:CLOCK|Add0~31 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.186 ns Clock_Divider:CLOCK\|Add0~33 18 COMB LCCOMB_X11_Y18_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.186 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~31 Clock_Divider:CLOCK|Add0~33 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.257 ns Clock_Divider:CLOCK\|Add0~35 19 COMB LCCOMB_X11_Y18_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.257 ns; Loc. = LCCOMB_X11_Y18_N2; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~33 Clock_Divider:CLOCK|Add0~35 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.328 ns Clock_Divider:CLOCK\|Add0~37 20 COMB LCCOMB_X11_Y18_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.328 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~35 Clock_Divider:CLOCK|Add0~37 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.399 ns Clock_Divider:CLOCK\|Add0~39 21 COMB LCCOMB_X11_Y18_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.399 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~37 Clock_Divider:CLOCK|Add0~39 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.470 ns Clock_Divider:CLOCK\|Add0~41 22 COMB LCCOMB_X11_Y18_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.470 ns; Loc. = LCCOMB_X11_Y18_N8; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~39 Clock_Divider:CLOCK|Add0~41 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.541 ns Clock_Divider:CLOCK\|Add0~43 23 COMB LCCOMB_X11_Y18_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.541 ns; Loc. = LCCOMB_X11_Y18_N10; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~41 Clock_Divider:CLOCK|Add0~43 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.612 ns Clock_Divider:CLOCK\|Add0~45 24 COMB LCCOMB_X11_Y18_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.612 ns; Loc. = LCCOMB_X11_Y18_N12; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:CLOCK|Add0~43 Clock_Divider:CLOCK|Add0~45 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.771 ns Clock_Divider:CLOCK\|Add0~47 25 COMB LCCOMB_X11_Y18_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.771 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:CLOCK|Add0~45 Clock_Divider:CLOCK|Add0~47 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.181 ns Clock_Divider:CLOCK\|Add0~48 26 COMB LCCOMB_X11_Y18_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.181 ns; Loc. = LCCOMB_X11_Y18_N16; Fanout = 1; COMB Node = 'Clock_Divider:CLOCK\|Add0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Clock_Divider:CLOCK|Add0~47 Clock_Divider:CLOCK|Add0~48 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.150 ns) 3.757 ns Clock_Divider:CLOCK\|count~32 27 COMB LCCOMB_X12_Y18_N8 1 " "Info: 27: + IC(0.426 ns) + CELL(0.150 ns) = 3.757 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 1; COMB Node = 'Clock_Divider:CLOCK\|count~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { Clock_Divider:CLOCK|Add0~48 Clock_Divider:CLOCK|count~32 } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.841 ns Clock_Divider:CLOCK\|count\[24\] 28 REG LCFF_X12_Y18_N9 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.841 ns; Loc. = LCFF_X12_Y18_N9; Fanout = 3; REG Node = 'Clock_Divider:CLOCK\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clock_Divider:CLOCK|count~32 Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 76.05 % ) " "Info: Total cell delay = 2.921 ns ( 76.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns ( 23.95 % ) " "Info: Total interconnect delay = 0.920 ns ( 23.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.841 ns" { Clock_Divider:CLOCK|count[0] Clock_Divider:CLOCK|Add0~1 Clock_Divider:CLOCK|Add0~3 Clock_Divider:CLOCK|Add0~5 Clock_Divider:CLOCK|Add0~7 Clock_Divider:CLOCK|Add0~9 Clock_Divider:CLOCK|Add0~11 Clock_Divider:CLOCK|Add0~13 Clock_Divider:CLOCK|Add0~15 Clock_Divider:CLOCK|Add0~17 Clock_Divider:CLOCK|Add0~19 Clock_Divider:CLOCK|Add0~21 Clock_Divider:CLOCK|Add0~23 Clock_Divider:CLOCK|Add0~25 Clock_Divider:CLOCK|Add0~27 Clock_Divider:CLOCK|Add0~29 Clock_Divider:CLOCK|Add0~31 Clock_Divider:CLOCK|Add0~33 Clock_Divider:CLOCK|Add0~35 Clock_Divider:CLOCK|Add0~37 Clock_Divider:CLOCK|Add0~39 Clock_Divider:CLOCK|Add0~41 Clock_Divider:CLOCK|Add0~43 Clock_Divider:CLOCK|Add0~45 Clock_Divider:CLOCK|Add0~47 Clock_Divider:CLOCK|Add0~48 Clock_Divider:CLOCK|count~32 Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.841 ns" { Clock_Divider:CLOCK|count[0] {} Clock_Divider:CLOCK|Add0~1 {} Clock_Divider:CLOCK|Add0~3 {} Clock_Divider:CLOCK|Add0~5 {} Clock_Divider:CLOCK|Add0~7 {} Clock_Divider:CLOCK|Add0~9 {} Clock_Divider:CLOCK|Add0~11 {} Clock_Divider:CLOCK|Add0~13 {} Clock_Divider:CLOCK|Add0~15 {} Clock_Divider:CLOCK|Add0~17 {} Clock_Divider:CLOCK|Add0~19 {} Clock_Divider:CLOCK|Add0~21 {} Clock_Divider:CLOCK|Add0~23 {} Clock_Divider:CLOCK|Add0~25 {} Clock_Divider:CLOCK|Add0~27 {} Clock_Divider:CLOCK|Add0~29 {} Clock_Divider:CLOCK|Add0~31 {} Clock_Divider:CLOCK|Add0~33 {} Clock_Divider:CLOCK|Add0~35 {} Clock_Divider:CLOCK|Add0~37 {} Clock_Divider:CLOCK|Add0~39 {} Clock_Divider:CLOCK|Add0~41 {} Clock_Divider:CLOCK|Add0~43 {} Clock_Divider:CLOCK|Add0~45 {} Clock_Divider:CLOCK|Add0~47 {} Clock_Divider:CLOCK|Add0~48 {} Clock_Divider:CLOCK|count~32 {} Clock_Divider:CLOCK|count[24] {} } { 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.426ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns Clock_Divider:CLOCK\|count\[24\] 3 REG LCFF_X12_Y18_N9 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y18_N9; Fanout = 3; REG Node = 'Clock_Divider:CLOCK\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_50~clkctrl Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns Clock_Divider:CLOCK\|count\[0\] 3 REG LCFF_X10_Y19_N17 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X10_Y19_N17; Fanout = 3; REG Node = 'Clock_Divider:CLOCK\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_50~clkctrl Clock_Divider:CLOCK|count[0] } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.841 ns" { Clock_Divider:CLOCK|count[0] Clock_Divider:CLOCK|Add0~1 Clock_Divider:CLOCK|Add0~3 Clock_Divider:CLOCK|Add0~5 Clock_Divider:CLOCK|Add0~7 Clock_Divider:CLOCK|Add0~9 Clock_Divider:CLOCK|Add0~11 Clock_Divider:CLOCK|Add0~13 Clock_Divider:CLOCK|Add0~15 Clock_Divider:CLOCK|Add0~17 Clock_Divider:CLOCK|Add0~19 Clock_Divider:CLOCK|Add0~21 Clock_Divider:CLOCK|Add0~23 Clock_Divider:CLOCK|Add0~25 Clock_Divider:CLOCK|Add0~27 Clock_Divider:CLOCK|Add0~29 Clock_Divider:CLOCK|Add0~31 Clock_Divider:CLOCK|Add0~33 Clock_Divider:CLOCK|Add0~35 Clock_Divider:CLOCK|Add0~37 Clock_Divider:CLOCK|Add0~39 Clock_Divider:CLOCK|Add0~41 Clock_Divider:CLOCK|Add0~43 Clock_Divider:CLOCK|Add0~45 Clock_Divider:CLOCK|Add0~47 Clock_Divider:CLOCK|Add0~48 Clock_Divider:CLOCK|count~32 Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.841 ns" { Clock_Divider:CLOCK|count[0] {} Clock_Divider:CLOCK|Add0~1 {} Clock_Divider:CLOCK|Add0~3 {} Clock_Divider:CLOCK|Add0~5 {} Clock_Divider:CLOCK|Add0~7 {} Clock_Divider:CLOCK|Add0~9 {} Clock_Divider:CLOCK|Add0~11 {} Clock_Divider:CLOCK|Add0~13 {} Clock_Divider:CLOCK|Add0~15 {} Clock_Divider:CLOCK|Add0~17 {} Clock_Divider:CLOCK|Add0~19 {} Clock_Divider:CLOCK|Add0~21 {} Clock_Divider:CLOCK|Add0~23 {} Clock_Divider:CLOCK|Add0~25 {} Clock_Divider:CLOCK|Add0~27 {} Clock_Divider:CLOCK|Add0~29 {} Clock_Divider:CLOCK|Add0~31 {} Clock_Divider:CLOCK|Add0~33 {} Clock_Divider:CLOCK|Add0~35 {} Clock_Divider:CLOCK|Add0~37 {} Clock_Divider:CLOCK|Add0~39 {} Clock_Divider:CLOCK|Add0~41 {} Clock_Divider:CLOCK|Add0~43 {} Clock_Divider:CLOCK|Add0~45 {} Clock_Divider:CLOCK|Add0~47 {} Clock_Divider:CLOCK|Add0~48 {} Clock_Divider:CLOCK|count~32 {} Clock_Divider:CLOCK|count[24] {} } { 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.426ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_50 clk_50~clkctrl Clock_Divider:CLOCK|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} Clock_Divider:CLOCK|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 Q\[3\] T_FF:TFF3\|mem 12.186 ns register " "Info: tco from clock \"clk_50\" to destination pin \"Q\[3\]\" through register \"T_FF:TFF3\|mem\" is 12.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 8.526 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.787 ns) 2.667 ns Clock_Divider:CLOCK\|tmp 2 REG LCFF_X10_Y18_N9 2 " "Info: 2: + IC(0.881 ns) + CELL(0.787 ns) = 2.667 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 2; REG Node = 'Clock_Divider:CLOCK\|tmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { clk_50 Clock_Divider:CLOCK|tmp } "NODE_NAME" } } { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 3.738 ns T_FF:TFF0\|mem 3 REG LCFF_X10_Y18_N23 3 " "Info: 3: + IC(0.284 ns) + CELL(0.787 ns) = 3.738 ns; Loc. = LCFF_X10_Y18_N23; Fanout = 3; REG Node = 'T_FF:TFF0\|mem'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { Clock_Divider:CLOCK|tmp T_FF:TFF0|mem } "NODE_NAME" } } { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.787 ns) 6.484 ns T_FF:TFF1\|mem 4 REG LCFF_X27_Y1_N21 3 " "Info: 4: + IC(1.959 ns) + CELL(0.787 ns) = 6.484 ns; Loc. = LCFF_X27_Y1_N21; Fanout = 3; REG Node = 'T_FF:TFF1\|mem'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { T_FF:TFF0|mem T_FF:TFF1|mem } "NODE_NAME" } } { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 7.561 ns T_FF:TFF2\|mem 5 REG LCFF_X27_Y1_N15 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 7.561 ns; Loc. = LCFF_X27_Y1_N15; Fanout = 3; REG Node = 'T_FF:TFF2\|mem'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { T_FF:TFF1|mem T_FF:TFF2|mem } "NODE_NAME" } } { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.537 ns) 8.526 ns T_FF:TFF3\|mem 6 REG LCFF_X28_Y1_N17 2 " "Info: 6: + IC(0.428 ns) + CELL(0.537 ns) = 8.526 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 2; REG Node = 'T_FF:TFF3\|mem'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { T_FF:TFF2|mem T_FF:TFF3|mem } "NODE_NAME" } } { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.684 ns ( 54.94 % ) " "Info: Total cell delay = 4.684 ns ( 54.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.842 ns ( 45.06 % ) " "Info: Total interconnect delay = 3.842 ns ( 45.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { clk_50 Clock_Divider:CLOCK|tmp T_FF:TFF0|mem T_FF:TFF1|mem T_FF:TFF2|mem T_FF:TFF3|mem } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { clk_50 {} clk_50~combout {} Clock_Divider:CLOCK|tmp {} T_FF:TFF0|mem {} T_FF:TFF1|mem {} T_FF:TFF2|mem {} T_FF:TFF3|mem {} } { 0.000ns 0.000ns 0.881ns 0.284ns 1.959ns 0.290ns 0.428ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register pin " "Info: + Longest register to pin delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T_FF:TFF3\|mem 1 REG LCFF_X28_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 2; REG Node = 'T_FF:TFF3\|mem'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_FF:TFF3|mem } "NODE_NAME" } } { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(2.788 ns) 3.410 ns Q\[3\] 2 PIN PIN_V13 0 " "Info: 2: + IC(0.622 ns) + CELL(2.788 ns) = 3.410 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { T_FF:TFF3|mem Q[3] } "NODE_NAME" } } { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 81.76 % ) " "Info: Total cell delay = 2.788 ns ( 81.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.622 ns ( 18.24 % ) " "Info: Total interconnect delay = 0.622 ns ( 18.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { T_FF:TFF3|mem Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { T_FF:TFF3|mem {} Q[3] {} } { 0.000ns 0.622ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { clk_50 Clock_Divider:CLOCK|tmp T_FF:TFF0|mem T_FF:TFF1|mem T_FF:TFF2|mem T_FF:TFF3|mem } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { clk_50 {} clk_50~combout {} Clock_Divider:CLOCK|tmp {} T_FF:TFF0|mem {} T_FF:TFF1|mem {} T_FF:TFF2|mem {} T_FF:TFF3|mem {} } { 0.000ns 0.000ns 0.881ns 0.284ns 1.959ns 0.290ns 0.428ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { T_FF:TFF3|mem Q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { T_FF:TFF3|mem {} Q[3] {} } { 0.000ns 0.622ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 11:12:21 2020 " "Info: Processing ended: Sat Dec 26 11:12:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
