--------------------------------------------------------------------------------------------
COMMAND
--------------------------------------------------------------------------------------------

exec> report_checks \
        -path_delay max \
        -through _6052420400000000_p_Instance \
        -format full_clock_expanded \
        -fields {slew cap input_pins nets fanout} \
        -no_line_splits \
        -group_count 1000 \
        -slack_max 40 \
        -digits 2 \
        -unique_paths_to_endpoint \
        
design: caravel
time: Sun Dec 10 01:34:14 UTC 2023

--------------------------------------------------------------------------------------------
REPORT
--------------------------------------------------------------------------------------------

Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51843_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.90    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    2.00   17.00 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   17.00 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.06    0.14   17.14 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   17.15 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.07    0.13   17.28 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.11    0.03   17.32 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.07    0.15   17.46 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.10    0.03   17.49 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.19   17.68 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   17.69 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.47    0.92   18.60 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.49    0.11   18.72 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.11    0.42   19.13 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.13 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.10    0.19   19.33 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   19.33 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19   19.52 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   19.52 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19   19.72 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.10    0.00   19.72 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.07    0.17   19.90 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   19.90 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.22   20.12 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.14    0.00   20.12 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.20   20.32 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00   20.33 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.21   20.54 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.12    0.00   20.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.19   20.73 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   20.73 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.17   20.89 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   20.89 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21   21.10 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.13    0.00   21.10 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.23   21.33 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.34 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.21   21.54 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   21.55 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.20   21.75 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   21.75 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37    0.53    0.48   22.22 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.53    0.01   22.24 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.07    0.26   22.50 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.07    0.00   22.50 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.09    0.23    0.68   23.18 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.23    0.00   23.18 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.10    0.18    0.28   23.45 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.19    0.01   23.46 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.18   23.64 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   23.64 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.18   23.83 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   23.83 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.16   23.98 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   23.98 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.09    0.27    0.30   24.28 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.27    0.02   24.29 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.26    0.36   24.66 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.26    0.00   24.66 v chip_core/mprj/j1a/_40604_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.15   24.81 ^ chip_core/mprj/j1a/_40604_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00060_ (net)
                  0.16    0.00   24.81 ^ chip_core/mprj/j1a/_51843_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 24.81   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    2.86    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.53   30.53 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00   30.53 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.07    0.12   30.65 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01   30.66 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.09    0.11   30.78 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.03   30.81 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.09    0.13   30.94 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.03   30.96 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.17    0.11   31.08 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.17    0.00   31.08 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.81    1.04   32.11 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.83    0.11   32.22 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.12    0.31   32.53 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.12    0.00   32.53 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.17   32.70 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.10    0.00   32.71 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.08    0.16   32.87 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00   32.87 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.17   33.04 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.10    0.00   33.04 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   33.19 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00   33.20 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.20   33.39 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.15    0.01   33.40 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18   33.58 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00   33.58 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.20   33.78 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   33.78 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   33.96 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.10    0.00   33.96 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   34.12 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00   34.12 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.19   34.31 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00   34.31 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.14    0.21   34.52 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.52 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.18   34.71 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.10    0.00   34.71 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.17   34.88 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   34.88 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25    0.35    0.32   35.20 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.35    0.00   35.21 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.05    0.07    0.20   35.40 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00   35.41 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.14   35.54 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00   35.54 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.27    0.20    0.22   35.77 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.21    0.02   35.79 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.30    0.42    0.37   36.16 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.42    0.02   36.18 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.45    0.61    0.51   36.68 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.61    0.01   36.69 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.19    0.27    0.35   37.04 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.27    0.00   37.05 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.07    0.18   37.23 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.07    0.00   37.23 ^ chip_core/mprj/j1a/_51843_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   37.13   clock uncertainty
                          0.05   37.18   clock reconvergence pessimism
                          0.02   37.20   library recovery time
                                 37.20   data required time
-----------------------------------------------------------------------------
                                 37.20   data required time
                                -24.81   data arrival time
-----------------------------------------------------------------------------
                                 12.39   slack (MET)


Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51724_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.90    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    2.00   17.00 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   17.00 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.06    0.14   17.14 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   17.15 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.07    0.13   17.28 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.11    0.03   17.32 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.07    0.15   17.46 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.10    0.03   17.49 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.19   17.68 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   17.69 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.47    0.92   18.60 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.49    0.11   18.72 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.11    0.42   19.13 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.13 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.10    0.19   19.33 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   19.33 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19   19.52 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   19.52 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19   19.72 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.10    0.00   19.72 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.07    0.17   19.90 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   19.90 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.22   20.12 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.14    0.00   20.12 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.20   20.32 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00   20.33 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.21   20.54 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.12    0.00   20.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.19   20.73 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   20.73 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.17   20.89 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   20.89 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21   21.10 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.13    0.00   21.10 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.23   21.33 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.34 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.21   21.54 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   21.55 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.20   21.75 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   21.75 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37    0.53    0.48   22.22 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.53    0.01   22.24 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.07    0.26   22.50 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.07    0.00   22.50 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.09    0.23    0.68   23.18 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.23    0.00   23.18 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.10    0.18    0.28   23.45 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.19    0.01   23.46 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.18   23.64 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   23.64 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.18   23.83 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   23.83 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.16   23.98 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   23.98 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.09    0.27    0.30   24.28 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.27    0.02   24.29 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.26    0.36   24.66 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.26    0.00   24.66 v chip_core/mprj/j1a/_40311_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.15    0.14   24.80 ^ chip_core/mprj/j1a/_40311_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00059_ (net)
                  0.15    0.00   24.80 ^ chip_core/mprj/j1a/_51724_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 24.80   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    2.86    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.53   30.53 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00   30.53 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.07    0.12   30.65 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01   30.66 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.09    0.11   30.78 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.03   30.81 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.09    0.13   30.94 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.03   30.96 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.17    0.11   31.08 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.17    0.00   31.08 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.81    1.04   32.11 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.83    0.11   32.22 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.12    0.31   32.53 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.12    0.00   32.53 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.17   32.70 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.10    0.00   32.71 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.08    0.16   32.87 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00   32.87 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.17   33.04 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.10    0.00   33.04 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   33.19 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00   33.20 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.20   33.39 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.15    0.01   33.40 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18   33.58 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00   33.58 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.20   33.78 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   33.78 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   33.96 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.10    0.00   33.96 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   34.12 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00   34.12 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.19   34.31 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00   34.31 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.14    0.21   34.52 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.52 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.18   34.71 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.10    0.00   34.71 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.17   34.88 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   34.88 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25    0.35    0.32   35.20 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.35    0.00   35.21 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.05    0.07    0.20   35.40 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00   35.41 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.14   35.54 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00   35.54 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.27    0.20    0.22   35.77 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.21    0.02   35.79 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.30    0.42    0.37   36.16 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.42    0.02   36.18 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.45    0.61    0.51   36.68 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.61    0.01   36.69 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.19    0.27    0.35   37.04 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.27    0.00   37.05 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.07    0.18   37.23 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.07    0.00   37.23 ^ chip_core/mprj/j1a/_51724_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   37.13   clock uncertainty
                          0.05   37.18   clock reconvergence pessimism
                          0.02   37.20   library recovery time
                                 37.20   data required time
-----------------------------------------------------------------------------
                                 37.20   data required time
                                -24.80   data arrival time
-----------------------------------------------------------------------------
                                 12.40   slack (MET)


min:
reg-reg: 0/0
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
max:
reg-reg: 0/2
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
