Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Sun Dec 17 15:52:46 2023
| Host             : idris-HP-EliteBook-840-G3 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file conv_2d_top_power_routed.rpt -pb conv_2d_top_power_summary_routed.pb -rpx conv_2d_top_power_routed.rpx
| Design           : conv_2d_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.859        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.757        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 75.1         |
| Junction Temperature (C) | 34.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     4381 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1471 |     17600 |            8.36 |
|   Register              |    <0.001 |     1992 |     35200 |            5.66 |
|   CARRY4                |    <0.001 |       45 |      4400 |            1.02 |
|   F7/F8 Muxes           |    <0.001 |        1 |     17600 |           <0.01 |
|   Others                |     0.000 |      466 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |      6000 |            0.03 |
| Signals                 |     0.002 |     3203 |       --- |             --- |
| Block RAM               |     0.001 |      0.5 |        60 |            0.83 |
| MMCM                    |     0.105 |        1 |         2 |           50.00 |
| DSPs                    |    <0.001 |        1 |        80 |            1.25 |
| PS7                     |     0.640 |        1 |       --- |             --- |
| Static Power            |     0.103 |          |           |                 |
| Total                   |     0.859 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.012 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.065 |       0.058 |      0.007 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.626 |       0.604 |      0.022 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.011 |       0.001 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                          | Domain                                                                                  | Constraint (ns) |
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                     | system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0                |            20.0 |
| clk_fpga_0                                                                                     | system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            20.0 |
| clk_out1_system_wrapper_clk_wiz_0_0                                                            | system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0 |            10.0 |
| clkfbout_system_wrapper_clk_wiz_0_0                                                            | system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkfbout_system_wrapper_clk_wiz_0_0 |            20.0 |
| system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck  |           160.0 |
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| conv_2d_top                            |     0.757 |
|   actv_out_bram_dp_inst                |     0.001 |
|   convo_2d_wrapper_inst                |     0.003 |
|     gen_convo_network[0].convo_2d_inst |     0.003 |
|   system_wrapper_inst                  |     0.753 |
|     system_wrapper_i                   |     0.753 |
|       axi_smc                          |     0.004 |
|       clk_wiz_0                        |     0.106 |
|       debug_bridge_0                   |     0.001 |
|       processing_system7_0             |     0.640 |
+----------------------------------------+-----------+


