ProjectInfo:
  - ProjectName: CF19
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: CF19.0.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.1.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.2.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.3.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.4.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.5.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.6.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.7.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.8.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.9.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.10.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.11.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.12.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.13.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.14.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.15.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.16.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.17.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.18.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.19.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.20.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.21.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.22.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.23.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.24.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.25.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.26.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.27.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.28.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.29.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.30.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.31.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.32.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.33.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.34.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.35.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.36.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.37.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.38.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.39.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.40.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.41.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.42.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.43.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.44.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.45.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.46.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.47.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.48.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.49.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.50.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.51.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.52.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.53.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.54.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.55.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.56.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.57.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.58.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.59.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.60.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.61.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.62.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.63.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.64.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.65.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.66.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.67.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.68.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.69.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.70.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.71.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.72.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.73.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.74.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.75.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.76.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.77.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.78.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.79.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.80.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.81.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.82.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.83.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.84.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.85.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.86.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.87.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.88.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.89.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.90.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.91.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.92.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.93.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.94.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.95.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.96.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.97.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.98.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
RegClasses:
  - RegisterClassName: CF19.0.regclass
    Registers:
      - CF19.0.0.reg
      - CF19.0.1.reg
      - CF19.0.2.reg
      - CF19.0.3.reg
      - CF19.0.4.reg
      - CF19.0.5.reg
      - CF19.0.6.reg
      - CF19.0.7.reg
      - CF19.0.8.reg
      - CF19.0.9.reg
      - CF19.0.10.reg
      - CF19.0.11.reg
      - CF19.0.12.reg
      - CF19.0.13.reg
      - CF19.0.14.reg
      - CF19.0.15.reg
      - CF19.0.16.reg
      - CF19.0.17.reg
      - CF19.0.18.reg
      - CF19.0.19.reg
      - CF19.0.20.reg
      - CF19.0.21.reg
      - CF19.0.22.reg
      - CF19.0.23.reg
      - CF19.0.24.reg
      - CF19.0.25.reg
      - CF19.0.26.reg
      - CF19.0.27.reg
      - CF19.0.28.reg
      - CF19.0.29.reg
      - CF19.0.30.reg
      - CF19.0.31.reg
      - CF19.0.32.reg
      - CF19.0.33.reg
      - CF19.0.34.reg
      - CF19.0.35.reg
      - CF19.0.36.reg
      - CF19.0.37.reg
      - CF19.0.38.reg
      - CF19.0.39.reg
      - CF19.0.40.reg
      - CF19.0.41.reg
      - CF19.0.42.reg
      - CF19.0.43.reg
      - CF19.0.44.reg
      - CF19.0.45.reg
      - CF19.0.46.reg
      - CF19.0.47.reg
      - CF19.0.48.reg
      - CF19.0.49.reg
      - CF19.0.50.reg
      - CF19.0.51.reg
      - CF19.0.52.reg
      - CF19.0.53.reg
      - CF19.0.54.reg
      - CF19.0.55.reg
      - CF19.0.56.reg
      - CF19.0.57.reg
      - CF19.0.58.reg
      - CF19.0.59.reg
      - CF19.0.60.reg
      - CF19.0.61.reg
      - CF19.0.62.reg
      - CF19.0.63.reg
  - RegisterClassName: CF19.1.regclass
    Registers:
      - CF19.1.0.reg
      - CF19.1.1.reg
      - CF19.1.2.reg
      - CF19.1.3.reg
      - CF19.1.4.reg
      - CF19.1.5.reg
      - CF19.1.6.reg
      - CF19.1.7.reg
      - CF19.1.8.reg
      - CF19.1.9.reg
      - CF19.1.10.reg
      - CF19.1.11.reg
      - CF19.1.12.reg
      - CF19.1.13.reg
      - CF19.1.14.reg
      - CF19.1.15.reg
      - CF19.1.16.reg
      - CF19.1.17.reg
      - CF19.1.18.reg
      - CF19.1.19.reg
      - CF19.1.20.reg
      - CF19.1.21.reg
      - CF19.1.22.reg
      - CF19.1.23.reg
      - CF19.1.24.reg
      - CF19.1.25.reg
      - CF19.1.26.reg
      - CF19.1.27.reg
      - CF19.1.28.reg
      - CF19.1.29.reg
      - CF19.1.30.reg
      - CF19.1.31.reg
      - CF19.1.32.reg
      - CF19.1.33.reg
      - CF19.1.34.reg
      - CF19.1.35.reg
      - CF19.1.36.reg
      - CF19.1.37.reg
      - CF19.1.38.reg
      - CF19.1.39.reg
      - CF19.1.40.reg
      - CF19.1.41.reg
      - CF19.1.42.reg
      - CF19.1.43.reg
      - CF19.1.44.reg
      - CF19.1.45.reg
      - CF19.1.46.reg
      - CF19.1.47.reg
      - CF19.1.48.reg
      - CF19.1.49.reg
      - CF19.1.50.reg
      - CF19.1.51.reg
      - CF19.1.52.reg
      - CF19.1.53.reg
      - CF19.1.54.reg
      - CF19.1.55.reg
      - CF19.1.56.reg
      - CF19.1.57.reg
      - CF19.1.58.reg
      - CF19.1.59.reg
      - CF19.1.60.reg
      - CF19.1.61.reg
      - CF19.1.62.reg
      - CF19.1.63.reg
  - RegisterClassName: CF19.2.regclass
    Registers:
      - CF19.2.0.reg
      - CF19.2.1.reg
      - CF19.2.2.reg
      - CF19.2.3.reg
      - CF19.2.4.reg
      - CF19.2.5.reg
      - CF19.2.6.reg
      - CF19.2.7.reg
      - CF19.2.8.reg
      - CF19.2.9.reg
      - CF19.2.10.reg
      - CF19.2.11.reg
      - CF19.2.12.reg
      - CF19.2.13.reg
      - CF19.2.14.reg
      - CF19.2.15.reg
      - CF19.2.16.reg
      - CF19.2.17.reg
      - CF19.2.18.reg
      - CF19.2.19.reg
      - CF19.2.20.reg
      - CF19.2.21.reg
      - CF19.2.22.reg
      - CF19.2.23.reg
      - CF19.2.24.reg
      - CF19.2.25.reg
      - CF19.2.26.reg
      - CF19.2.27.reg
      - CF19.2.28.reg
      - CF19.2.29.reg
      - CF19.2.30.reg
      - CF19.2.31.reg
      - CF19.2.32.reg
      - CF19.2.33.reg
      - CF19.2.34.reg
      - CF19.2.35.reg
      - CF19.2.36.reg
      - CF19.2.37.reg
      - CF19.2.38.reg
      - CF19.2.39.reg
      - CF19.2.40.reg
      - CF19.2.41.reg
      - CF19.2.42.reg
      - CF19.2.43.reg
      - CF19.2.44.reg
      - CF19.2.45.reg
      - CF19.2.46.reg
      - CF19.2.47.reg
      - CF19.2.48.reg
      - CF19.2.49.reg
      - CF19.2.50.reg
      - CF19.2.51.reg
      - CF19.2.52.reg
      - CF19.2.53.reg
      - CF19.2.54.reg
      - CF19.2.55.reg
      - CF19.2.56.reg
      - CF19.2.57.reg
      - CF19.2.58.reg
      - CF19.2.59.reg
      - CF19.2.60.reg
      - CF19.2.61.reg
      - CF19.2.62.reg
      - CF19.2.63.reg
  - RegisterClassName: CF19.3.regclass
    Registers:
      - CF19.3.0.reg
      - CF19.3.1.reg
      - CF19.3.2.reg
      - CF19.3.3.reg
      - CF19.3.4.reg
      - CF19.3.5.reg
      - CF19.3.6.reg
      - CF19.3.7.reg
      - CF19.3.8.reg
      - CF19.3.9.reg
      - CF19.3.10.reg
      - CF19.3.11.reg
      - CF19.3.12.reg
      - CF19.3.13.reg
      - CF19.3.14.reg
      - CF19.3.15.reg
      - CF19.3.16.reg
      - CF19.3.17.reg
      - CF19.3.18.reg
      - CF19.3.19.reg
      - CF19.3.20.reg
      - CF19.3.21.reg
      - CF19.3.22.reg
      - CF19.3.23.reg
      - CF19.3.24.reg
      - CF19.3.25.reg
      - CF19.3.26.reg
      - CF19.3.27.reg
      - CF19.3.28.reg
      - CF19.3.29.reg
      - CF19.3.30.reg
      - CF19.3.31.reg
      - CF19.3.32.reg
      - CF19.3.33.reg
      - CF19.3.34.reg
      - CF19.3.35.reg
      - CF19.3.36.reg
      - CF19.3.37.reg
      - CF19.3.38.reg
      - CF19.3.39.reg
      - CF19.3.40.reg
      - CF19.3.41.reg
      - CF19.3.42.reg
      - CF19.3.43.reg
      - CF19.3.44.reg
      - CF19.3.45.reg
      - CF19.3.46.reg
      - CF19.3.47.reg
      - CF19.3.48.reg
      - CF19.3.49.reg
      - CF19.3.50.reg
      - CF19.3.51.reg
      - CF19.3.52.reg
      - CF19.3.53.reg
      - CF19.3.54.reg
      - CF19.3.55.reg
      - CF19.3.56.reg
      - CF19.3.57.reg
      - CF19.3.58.reg
      - CF19.3.59.reg
      - CF19.3.60.reg
      - CF19.3.61.reg
      - CF19.3.62.reg
      - CF19.3.63.reg
  - RegisterClassName: CF19.4.regclass
    Registers:
      - CF19.4.0.reg
      - CF19.4.1.reg
      - CF19.4.2.reg
      - CF19.4.3.reg
      - CF19.4.4.reg
      - CF19.4.5.reg
      - CF19.4.6.reg
      - CF19.4.7.reg
      - CF19.4.8.reg
      - CF19.4.9.reg
      - CF19.4.10.reg
      - CF19.4.11.reg
      - CF19.4.12.reg
      - CF19.4.13.reg
      - CF19.4.14.reg
      - CF19.4.15.reg
      - CF19.4.16.reg
      - CF19.4.17.reg
      - CF19.4.18.reg
      - CF19.4.19.reg
      - CF19.4.20.reg
      - CF19.4.21.reg
      - CF19.4.22.reg
      - CF19.4.23.reg
      - CF19.4.24.reg
      - CF19.4.25.reg
      - CF19.4.26.reg
      - CF19.4.27.reg
      - CF19.4.28.reg
      - CF19.4.29.reg
      - CF19.4.30.reg
      - CF19.4.31.reg
      - CF19.4.32.reg
      - CF19.4.33.reg
      - CF19.4.34.reg
      - CF19.4.35.reg
      - CF19.4.36.reg
      - CF19.4.37.reg
      - CF19.4.38.reg
      - CF19.4.39.reg
      - CF19.4.40.reg
      - CF19.4.41.reg
      - CF19.4.42.reg
      - CF19.4.43.reg
      - CF19.4.44.reg
      - CF19.4.45.reg
      - CF19.4.46.reg
      - CF19.4.47.reg
      - CF19.4.48.reg
      - CF19.4.49.reg
      - CF19.4.50.reg
      - CF19.4.51.reg
      - CF19.4.52.reg
      - CF19.4.53.reg
      - CF19.4.54.reg
      - CF19.4.55.reg
      - CF19.4.56.reg
      - CF19.4.57.reg
      - CF19.4.58.reg
      - CF19.4.59.reg
      - CF19.4.60.reg
      - CF19.4.61.reg
      - CF19.4.62.reg
      - CF19.4.63.reg
  - RegisterClassName: CF19.5.regclass
    Registers:
      - CF19.5.0.reg
      - CF19.5.1.reg
      - CF19.5.2.reg
      - CF19.5.3.reg
      - CF19.5.4.reg
      - CF19.5.5.reg
      - CF19.5.6.reg
      - CF19.5.7.reg
      - CF19.5.8.reg
      - CF19.5.9.reg
      - CF19.5.10.reg
      - CF19.5.11.reg
      - CF19.5.12.reg
      - CF19.5.13.reg
      - CF19.5.14.reg
      - CF19.5.15.reg
      - CF19.5.16.reg
      - CF19.5.17.reg
      - CF19.5.18.reg
      - CF19.5.19.reg
      - CF19.5.20.reg
      - CF19.5.21.reg
      - CF19.5.22.reg
      - CF19.5.23.reg
      - CF19.5.24.reg
      - CF19.5.25.reg
      - CF19.5.26.reg
      - CF19.5.27.reg
      - CF19.5.28.reg
      - CF19.5.29.reg
      - CF19.5.30.reg
      - CF19.5.31.reg
      - CF19.5.32.reg
      - CF19.5.33.reg
      - CF19.5.34.reg
      - CF19.5.35.reg
      - CF19.5.36.reg
      - CF19.5.37.reg
      - CF19.5.38.reg
      - CF19.5.39.reg
      - CF19.5.40.reg
      - CF19.5.41.reg
      - CF19.5.42.reg
      - CF19.5.43.reg
      - CF19.5.44.reg
      - CF19.5.45.reg
      - CF19.5.46.reg
      - CF19.5.47.reg
      - CF19.5.48.reg
      - CF19.5.49.reg
      - CF19.5.50.reg
      - CF19.5.51.reg
      - CF19.5.52.reg
      - CF19.5.53.reg
      - CF19.5.54.reg
      - CF19.5.55.reg
      - CF19.5.56.reg
      - CF19.5.57.reg
      - CF19.5.58.reg
      - CF19.5.59.reg
      - CF19.5.60.reg
      - CF19.5.61.reg
      - CF19.5.62.reg
      - CF19.5.63.reg
  - RegisterClassName: CF19.6.regclass
    Registers:
      - CF19.6.0.reg
      - CF19.6.1.reg
      - CF19.6.2.reg
      - CF19.6.3.reg
      - CF19.6.4.reg
      - CF19.6.5.reg
      - CF19.6.6.reg
      - CF19.6.7.reg
      - CF19.6.8.reg
      - CF19.6.9.reg
      - CF19.6.10.reg
      - CF19.6.11.reg
      - CF19.6.12.reg
      - CF19.6.13.reg
      - CF19.6.14.reg
      - CF19.6.15.reg
      - CF19.6.16.reg
      - CF19.6.17.reg
      - CF19.6.18.reg
      - CF19.6.19.reg
      - CF19.6.20.reg
      - CF19.6.21.reg
      - CF19.6.22.reg
      - CF19.6.23.reg
      - CF19.6.24.reg
      - CF19.6.25.reg
      - CF19.6.26.reg
      - CF19.6.27.reg
      - CF19.6.28.reg
      - CF19.6.29.reg
      - CF19.6.30.reg
      - CF19.6.31.reg
      - CF19.6.32.reg
      - CF19.6.33.reg
      - CF19.6.34.reg
      - CF19.6.35.reg
      - CF19.6.36.reg
      - CF19.6.37.reg
      - CF19.6.38.reg
      - CF19.6.39.reg
      - CF19.6.40.reg
      - CF19.6.41.reg
      - CF19.6.42.reg
      - CF19.6.43.reg
      - CF19.6.44.reg
      - CF19.6.45.reg
      - CF19.6.46.reg
      - CF19.6.47.reg
      - CF19.6.48.reg
      - CF19.6.49.reg
      - CF19.6.50.reg
      - CF19.6.51.reg
      - CF19.6.52.reg
      - CF19.6.53.reg
      - CF19.6.54.reg
      - CF19.6.55.reg
      - CF19.6.56.reg
      - CF19.6.57.reg
      - CF19.6.58.reg
      - CF19.6.59.reg
      - CF19.6.60.reg
      - CF19.6.61.reg
      - CF19.6.62.reg
      - CF19.6.63.reg
  - RegisterClassName: CF19.7.regclass
    Registers:
      - CF19.7.0.reg
      - CF19.7.1.reg
      - CF19.7.2.reg
      - CF19.7.3.reg
      - CF19.7.4.reg
      - CF19.7.5.reg
      - CF19.7.6.reg
      - CF19.7.7.reg
      - CF19.7.8.reg
      - CF19.7.9.reg
      - CF19.7.10.reg
      - CF19.7.11.reg
      - CF19.7.12.reg
      - CF19.7.13.reg
      - CF19.7.14.reg
      - CF19.7.15.reg
      - CF19.7.16.reg
      - CF19.7.17.reg
      - CF19.7.18.reg
      - CF19.7.19.reg
      - CF19.7.20.reg
      - CF19.7.21.reg
      - CF19.7.22.reg
      - CF19.7.23.reg
      - CF19.7.24.reg
      - CF19.7.25.reg
      - CF19.7.26.reg
      - CF19.7.27.reg
      - CF19.7.28.reg
      - CF19.7.29.reg
      - CF19.7.30.reg
      - CF19.7.31.reg
      - CF19.7.32.reg
      - CF19.7.33.reg
      - CF19.7.34.reg
      - CF19.7.35.reg
      - CF19.7.36.reg
      - CF19.7.37.reg
      - CF19.7.38.reg
      - CF19.7.39.reg
      - CF19.7.40.reg
      - CF19.7.41.reg
      - CF19.7.42.reg
      - CF19.7.43.reg
      - CF19.7.44.reg
      - CF19.7.45.reg
      - CF19.7.46.reg
      - CF19.7.47.reg
      - CF19.7.48.reg
      - CF19.7.49.reg
      - CF19.7.50.reg
      - CF19.7.51.reg
      - CF19.7.52.reg
      - CF19.7.53.reg
      - CF19.7.54.reg
      - CF19.7.55.reg
      - CF19.7.56.reg
      - CF19.7.57.reg
      - CF19.7.58.reg
      - CF19.7.59.reg
      - CF19.7.60.reg
      - CF19.7.61.reg
      - CF19.7.62.reg
      - CF19.7.63.reg
  - RegisterClassName: CF19.8.regclass
    Registers:
      - CF19.8.0.reg
      - CF19.8.1.reg
      - CF19.8.2.reg
      - CF19.8.3.reg
      - CF19.8.4.reg
      - CF19.8.5.reg
      - CF19.8.6.reg
      - CF19.8.7.reg
      - CF19.8.8.reg
      - CF19.8.9.reg
      - CF19.8.10.reg
      - CF19.8.11.reg
      - CF19.8.12.reg
      - CF19.8.13.reg
      - CF19.8.14.reg
      - CF19.8.15.reg
      - CF19.8.16.reg
      - CF19.8.17.reg
      - CF19.8.18.reg
      - CF19.8.19.reg
      - CF19.8.20.reg
      - CF19.8.21.reg
      - CF19.8.22.reg
      - CF19.8.23.reg
      - CF19.8.24.reg
      - CF19.8.25.reg
      - CF19.8.26.reg
      - CF19.8.27.reg
      - CF19.8.28.reg
      - CF19.8.29.reg
      - CF19.8.30.reg
      - CF19.8.31.reg
      - CF19.8.32.reg
      - CF19.8.33.reg
      - CF19.8.34.reg
      - CF19.8.35.reg
      - CF19.8.36.reg
      - CF19.8.37.reg
      - CF19.8.38.reg
      - CF19.8.39.reg
      - CF19.8.40.reg
      - CF19.8.41.reg
      - CF19.8.42.reg
      - CF19.8.43.reg
      - CF19.8.44.reg
      - CF19.8.45.reg
      - CF19.8.46.reg
      - CF19.8.47.reg
      - CF19.8.48.reg
      - CF19.8.49.reg
      - CF19.8.50.reg
      - CF19.8.51.reg
      - CF19.8.52.reg
      - CF19.8.53.reg
      - CF19.8.54.reg
      - CF19.8.55.reg
      - CF19.8.56.reg
      - CF19.8.57.reg
      - CF19.8.58.reg
      - CF19.8.59.reg
      - CF19.8.60.reg
      - CF19.8.61.reg
      - CF19.8.62.reg
      - CF19.8.63.reg
  - RegisterClassName: CF19.9.regclass
    Registers:
      - CF19.9.0.reg
      - CF19.9.1.reg
      - CF19.9.2.reg
      - CF19.9.3.reg
      - CF19.9.4.reg
      - CF19.9.5.reg
      - CF19.9.6.reg
      - CF19.9.7.reg
      - CF19.9.8.reg
      - CF19.9.9.reg
      - CF19.9.10.reg
      - CF19.9.11.reg
      - CF19.9.12.reg
      - CF19.9.13.reg
      - CF19.9.14.reg
      - CF19.9.15.reg
      - CF19.9.16.reg
      - CF19.9.17.reg
      - CF19.9.18.reg
      - CF19.9.19.reg
      - CF19.9.20.reg
      - CF19.9.21.reg
      - CF19.9.22.reg
      - CF19.9.23.reg
      - CF19.9.24.reg
      - CF19.9.25.reg
      - CF19.9.26.reg
      - CF19.9.27.reg
      - CF19.9.28.reg
      - CF19.9.29.reg
      - CF19.9.30.reg
      - CF19.9.31.reg
      - CF19.9.32.reg
      - CF19.9.33.reg
      - CF19.9.34.reg
      - CF19.9.35.reg
      - CF19.9.36.reg
      - CF19.9.37.reg
      - CF19.9.38.reg
      - CF19.9.39.reg
      - CF19.9.40.reg
      - CF19.9.41.reg
      - CF19.9.42.reg
      - CF19.9.43.reg
      - CF19.9.44.reg
      - CF19.9.45.reg
      - CF19.9.46.reg
      - CF19.9.47.reg
      - CF19.9.48.reg
      - CF19.9.49.reg
      - CF19.9.50.reg
      - CF19.9.51.reg
      - CF19.9.52.reg
      - CF19.9.53.reg
      - CF19.9.54.reg
      - CF19.9.55.reg
      - CF19.9.56.reg
      - CF19.9.57.reg
      - CF19.9.58.reg
      - CF19.9.59.reg
      - CF19.9.60.reg
      - CF19.9.61.reg
      - CF19.9.62.reg
      - CF19.9.63.reg
  - RegisterClassName: CF19.10.regclass
    Registers:
      - CF19.10.0.reg
      - CF19.10.1.reg
      - CF19.10.2.reg
      - CF19.10.3.reg
      - CF19.10.4.reg
      - CF19.10.5.reg
      - CF19.10.6.reg
      - CF19.10.7.reg
      - CF19.10.8.reg
      - CF19.10.9.reg
      - CF19.10.10.reg
      - CF19.10.11.reg
      - CF19.10.12.reg
      - CF19.10.13.reg
      - CF19.10.14.reg
      - CF19.10.15.reg
      - CF19.10.16.reg
      - CF19.10.17.reg
      - CF19.10.18.reg
      - CF19.10.19.reg
      - CF19.10.20.reg
      - CF19.10.21.reg
      - CF19.10.22.reg
      - CF19.10.23.reg
      - CF19.10.24.reg
      - CF19.10.25.reg
      - CF19.10.26.reg
      - CF19.10.27.reg
      - CF19.10.28.reg
      - CF19.10.29.reg
      - CF19.10.30.reg
      - CF19.10.31.reg
      - CF19.10.32.reg
      - CF19.10.33.reg
      - CF19.10.34.reg
      - CF19.10.35.reg
      - CF19.10.36.reg
      - CF19.10.37.reg
      - CF19.10.38.reg
      - CF19.10.39.reg
      - CF19.10.40.reg
      - CF19.10.41.reg
      - CF19.10.42.reg
      - CF19.10.43.reg
      - CF19.10.44.reg
      - CF19.10.45.reg
      - CF19.10.46.reg
      - CF19.10.47.reg
      - CF19.10.48.reg
      - CF19.10.49.reg
      - CF19.10.50.reg
      - CF19.10.51.reg
      - CF19.10.52.reg
      - CF19.10.53.reg
      - CF19.10.54.reg
      - CF19.10.55.reg
      - CF19.10.56.reg
      - CF19.10.57.reg
      - CF19.10.58.reg
      - CF19.10.59.reg
      - CF19.10.60.reg
      - CF19.10.61.reg
      - CF19.10.62.reg
      - CF19.10.63.reg
  - RegisterClassName: CF19.11.regclass
    Registers:
      - CF19.11.0.reg
      - CF19.11.1.reg
      - CF19.11.2.reg
      - CF19.11.3.reg
      - CF19.11.4.reg
      - CF19.11.5.reg
      - CF19.11.6.reg
      - CF19.11.7.reg
      - CF19.11.8.reg
      - CF19.11.9.reg
      - CF19.11.10.reg
      - CF19.11.11.reg
      - CF19.11.12.reg
      - CF19.11.13.reg
      - CF19.11.14.reg
      - CF19.11.15.reg
      - CF19.11.16.reg
      - CF19.11.17.reg
      - CF19.11.18.reg
      - CF19.11.19.reg
      - CF19.11.20.reg
      - CF19.11.21.reg
      - CF19.11.22.reg
      - CF19.11.23.reg
      - CF19.11.24.reg
      - CF19.11.25.reg
      - CF19.11.26.reg
      - CF19.11.27.reg
      - CF19.11.28.reg
      - CF19.11.29.reg
      - CF19.11.30.reg
      - CF19.11.31.reg
      - CF19.11.32.reg
      - CF19.11.33.reg
      - CF19.11.34.reg
      - CF19.11.35.reg
      - CF19.11.36.reg
      - CF19.11.37.reg
      - CF19.11.38.reg
      - CF19.11.39.reg
      - CF19.11.40.reg
      - CF19.11.41.reg
      - CF19.11.42.reg
      - CF19.11.43.reg
      - CF19.11.44.reg
      - CF19.11.45.reg
      - CF19.11.46.reg
      - CF19.11.47.reg
      - CF19.11.48.reg
      - CF19.11.49.reg
      - CF19.11.50.reg
      - CF19.11.51.reg
      - CF19.11.52.reg
      - CF19.11.53.reg
      - CF19.11.54.reg
      - CF19.11.55.reg
      - CF19.11.56.reg
      - CF19.11.57.reg
      - CF19.11.58.reg
      - CF19.11.59.reg
      - CF19.11.60.reg
      - CF19.11.61.reg
      - CF19.11.62.reg
      - CF19.11.63.reg
  - RegisterClassName: CF19.12.regclass
    Registers:
      - CF19.12.0.reg
      - CF19.12.1.reg
      - CF19.12.2.reg
      - CF19.12.3.reg
      - CF19.12.4.reg
      - CF19.12.5.reg
      - CF19.12.6.reg
      - CF19.12.7.reg
      - CF19.12.8.reg
      - CF19.12.9.reg
      - CF19.12.10.reg
      - CF19.12.11.reg
      - CF19.12.12.reg
      - CF19.12.13.reg
      - CF19.12.14.reg
      - CF19.12.15.reg
      - CF19.12.16.reg
      - CF19.12.17.reg
      - CF19.12.18.reg
      - CF19.12.19.reg
      - CF19.12.20.reg
      - CF19.12.21.reg
      - CF19.12.22.reg
      - CF19.12.23.reg
      - CF19.12.24.reg
      - CF19.12.25.reg
      - CF19.12.26.reg
      - CF19.12.27.reg
      - CF19.12.28.reg
      - CF19.12.29.reg
      - CF19.12.30.reg
      - CF19.12.31.reg
      - CF19.12.32.reg
      - CF19.12.33.reg
      - CF19.12.34.reg
      - CF19.12.35.reg
      - CF19.12.36.reg
      - CF19.12.37.reg
      - CF19.12.38.reg
      - CF19.12.39.reg
      - CF19.12.40.reg
      - CF19.12.41.reg
      - CF19.12.42.reg
      - CF19.12.43.reg
      - CF19.12.44.reg
      - CF19.12.45.reg
      - CF19.12.46.reg
      - CF19.12.47.reg
      - CF19.12.48.reg
      - CF19.12.49.reg
      - CF19.12.50.reg
      - CF19.12.51.reg
      - CF19.12.52.reg
      - CF19.12.53.reg
      - CF19.12.54.reg
      - CF19.12.55.reg
      - CF19.12.56.reg
      - CF19.12.57.reg
      - CF19.12.58.reg
      - CF19.12.59.reg
      - CF19.12.60.reg
      - CF19.12.61.reg
      - CF19.12.62.reg
      - CF19.12.63.reg
  - RegisterClassName: CF19.13.regclass
    Registers:
      - CF19.13.0.reg
      - CF19.13.1.reg
      - CF19.13.2.reg
      - CF19.13.3.reg
      - CF19.13.4.reg
      - CF19.13.5.reg
      - CF19.13.6.reg
      - CF19.13.7.reg
      - CF19.13.8.reg
      - CF19.13.9.reg
      - CF19.13.10.reg
      - CF19.13.11.reg
      - CF19.13.12.reg
      - CF19.13.13.reg
      - CF19.13.14.reg
      - CF19.13.15.reg
      - CF19.13.16.reg
      - CF19.13.17.reg
      - CF19.13.18.reg
      - CF19.13.19.reg
      - CF19.13.20.reg
      - CF19.13.21.reg
      - CF19.13.22.reg
      - CF19.13.23.reg
      - CF19.13.24.reg
      - CF19.13.25.reg
      - CF19.13.26.reg
      - CF19.13.27.reg
      - CF19.13.28.reg
      - CF19.13.29.reg
      - CF19.13.30.reg
      - CF19.13.31.reg
      - CF19.13.32.reg
      - CF19.13.33.reg
      - CF19.13.34.reg
      - CF19.13.35.reg
      - CF19.13.36.reg
      - CF19.13.37.reg
      - CF19.13.38.reg
      - CF19.13.39.reg
      - CF19.13.40.reg
      - CF19.13.41.reg
      - CF19.13.42.reg
      - CF19.13.43.reg
      - CF19.13.44.reg
      - CF19.13.45.reg
      - CF19.13.46.reg
      - CF19.13.47.reg
      - CF19.13.48.reg
      - CF19.13.49.reg
      - CF19.13.50.reg
      - CF19.13.51.reg
      - CF19.13.52.reg
      - CF19.13.53.reg
      - CF19.13.54.reg
      - CF19.13.55.reg
      - CF19.13.56.reg
      - CF19.13.57.reg
      - CF19.13.58.reg
      - CF19.13.59.reg
      - CF19.13.60.reg
      - CF19.13.61.reg
      - CF19.13.62.reg
      - CF19.13.63.reg
  - RegisterClassName: CF19.14.regclass
    Registers:
      - CF19.14.0.reg
      - CF19.14.1.reg
      - CF19.14.2.reg
      - CF19.14.3.reg
      - CF19.14.4.reg
      - CF19.14.5.reg
      - CF19.14.6.reg
      - CF19.14.7.reg
      - CF19.14.8.reg
      - CF19.14.9.reg
      - CF19.14.10.reg
      - CF19.14.11.reg
      - CF19.14.12.reg
      - CF19.14.13.reg
      - CF19.14.14.reg
      - CF19.14.15.reg
      - CF19.14.16.reg
      - CF19.14.17.reg
      - CF19.14.18.reg
      - CF19.14.19.reg
      - CF19.14.20.reg
      - CF19.14.21.reg
      - CF19.14.22.reg
      - CF19.14.23.reg
      - CF19.14.24.reg
      - CF19.14.25.reg
      - CF19.14.26.reg
      - CF19.14.27.reg
      - CF19.14.28.reg
      - CF19.14.29.reg
      - CF19.14.30.reg
      - CF19.14.31.reg
      - CF19.14.32.reg
      - CF19.14.33.reg
      - CF19.14.34.reg
      - CF19.14.35.reg
      - CF19.14.36.reg
      - CF19.14.37.reg
      - CF19.14.38.reg
      - CF19.14.39.reg
      - CF19.14.40.reg
      - CF19.14.41.reg
      - CF19.14.42.reg
      - CF19.14.43.reg
      - CF19.14.44.reg
      - CF19.14.45.reg
      - CF19.14.46.reg
      - CF19.14.47.reg
      - CF19.14.48.reg
      - CF19.14.49.reg
      - CF19.14.50.reg
      - CF19.14.51.reg
      - CF19.14.52.reg
      - CF19.14.53.reg
      - CF19.14.54.reg
      - CF19.14.55.reg
      - CF19.14.56.reg
      - CF19.14.57.reg
      - CF19.14.58.reg
      - CF19.14.59.reg
      - CF19.14.60.reg
      - CF19.14.61.reg
      - CF19.14.62.reg
      - CF19.14.63.reg
  - RegisterClassName: CF19.15.regclass
    Registers:
      - CF19.15.0.reg
      - CF19.15.1.reg
      - CF19.15.2.reg
      - CF19.15.3.reg
      - CF19.15.4.reg
      - CF19.15.5.reg
      - CF19.15.6.reg
      - CF19.15.7.reg
      - CF19.15.8.reg
      - CF19.15.9.reg
      - CF19.15.10.reg
      - CF19.15.11.reg
      - CF19.15.12.reg
      - CF19.15.13.reg
      - CF19.15.14.reg
      - CF19.15.15.reg
      - CF19.15.16.reg
      - CF19.15.17.reg
      - CF19.15.18.reg
      - CF19.15.19.reg
      - CF19.15.20.reg
      - CF19.15.21.reg
      - CF19.15.22.reg
      - CF19.15.23.reg
      - CF19.15.24.reg
      - CF19.15.25.reg
      - CF19.15.26.reg
      - CF19.15.27.reg
      - CF19.15.28.reg
      - CF19.15.29.reg
      - CF19.15.30.reg
      - CF19.15.31.reg
      - CF19.15.32.reg
      - CF19.15.33.reg
      - CF19.15.34.reg
      - CF19.15.35.reg
      - CF19.15.36.reg
      - CF19.15.37.reg
      - CF19.15.38.reg
      - CF19.15.39.reg
      - CF19.15.40.reg
      - CF19.15.41.reg
      - CF19.15.42.reg
      - CF19.15.43.reg
      - CF19.15.44.reg
      - CF19.15.45.reg
      - CF19.15.46.reg
      - CF19.15.47.reg
      - CF19.15.48.reg
      - CF19.15.49.reg
      - CF19.15.50.reg
      - CF19.15.51.reg
      - CF19.15.52.reg
      - CF19.15.53.reg
      - CF19.15.54.reg
      - CF19.15.55.reg
      - CF19.15.56.reg
      - CF19.15.57.reg
      - CF19.15.58.reg
      - CF19.15.59.reg
      - CF19.15.60.reg
      - CF19.15.61.reg
      - CF19.15.62.reg
      - CF19.15.63.reg
  - RegisterClassName: CF19.16.regclass
    Registers:
      - CF19.16.0.reg
      - CF19.16.1.reg
      - CF19.16.2.reg
      - CF19.16.3.reg
      - CF19.16.4.reg
      - CF19.16.5.reg
      - CF19.16.6.reg
      - CF19.16.7.reg
      - CF19.16.8.reg
      - CF19.16.9.reg
      - CF19.16.10.reg
      - CF19.16.11.reg
      - CF19.16.12.reg
      - CF19.16.13.reg
      - CF19.16.14.reg
      - CF19.16.15.reg
      - CF19.16.16.reg
      - CF19.16.17.reg
      - CF19.16.18.reg
      - CF19.16.19.reg
      - CF19.16.20.reg
      - CF19.16.21.reg
      - CF19.16.22.reg
      - CF19.16.23.reg
      - CF19.16.24.reg
      - CF19.16.25.reg
      - CF19.16.26.reg
      - CF19.16.27.reg
      - CF19.16.28.reg
      - CF19.16.29.reg
      - CF19.16.30.reg
      - CF19.16.31.reg
      - CF19.16.32.reg
      - CF19.16.33.reg
      - CF19.16.34.reg
      - CF19.16.35.reg
      - CF19.16.36.reg
      - CF19.16.37.reg
      - CF19.16.38.reg
      - CF19.16.39.reg
      - CF19.16.40.reg
      - CF19.16.41.reg
      - CF19.16.42.reg
      - CF19.16.43.reg
      - CF19.16.44.reg
      - CF19.16.45.reg
      - CF19.16.46.reg
      - CF19.16.47.reg
      - CF19.16.48.reg
      - CF19.16.49.reg
      - CF19.16.50.reg
      - CF19.16.51.reg
      - CF19.16.52.reg
      - CF19.16.53.reg
      - CF19.16.54.reg
      - CF19.16.55.reg
      - CF19.16.56.reg
      - CF19.16.57.reg
      - CF19.16.58.reg
      - CF19.16.59.reg
      - CF19.16.60.reg
      - CF19.16.61.reg
      - CF19.16.62.reg
      - CF19.16.63.reg
  - RegisterClassName: CF19.17.regclass
    Registers:
      - CF19.17.0.reg
      - CF19.17.1.reg
      - CF19.17.2.reg
      - CF19.17.3.reg
      - CF19.17.4.reg
      - CF19.17.5.reg
      - CF19.17.6.reg
      - CF19.17.7.reg
      - CF19.17.8.reg
      - CF19.17.9.reg
      - CF19.17.10.reg
      - CF19.17.11.reg
      - CF19.17.12.reg
      - CF19.17.13.reg
      - CF19.17.14.reg
      - CF19.17.15.reg
      - CF19.17.16.reg
      - CF19.17.17.reg
      - CF19.17.18.reg
      - CF19.17.19.reg
      - CF19.17.20.reg
      - CF19.17.21.reg
      - CF19.17.22.reg
      - CF19.17.23.reg
      - CF19.17.24.reg
      - CF19.17.25.reg
      - CF19.17.26.reg
      - CF19.17.27.reg
      - CF19.17.28.reg
      - CF19.17.29.reg
      - CF19.17.30.reg
      - CF19.17.31.reg
      - CF19.17.32.reg
      - CF19.17.33.reg
      - CF19.17.34.reg
      - CF19.17.35.reg
      - CF19.17.36.reg
      - CF19.17.37.reg
      - CF19.17.38.reg
      - CF19.17.39.reg
      - CF19.17.40.reg
      - CF19.17.41.reg
      - CF19.17.42.reg
      - CF19.17.43.reg
      - CF19.17.44.reg
      - CF19.17.45.reg
      - CF19.17.46.reg
      - CF19.17.47.reg
      - CF19.17.48.reg
      - CF19.17.49.reg
      - CF19.17.50.reg
      - CF19.17.51.reg
      - CF19.17.52.reg
      - CF19.17.53.reg
      - CF19.17.54.reg
      - CF19.17.55.reg
      - CF19.17.56.reg
      - CF19.17.57.reg
      - CF19.17.58.reg
      - CF19.17.59.reg
      - CF19.17.60.reg
      - CF19.17.61.reg
      - CF19.17.62.reg
      - CF19.17.63.reg
  - RegisterClassName: CF19.18.regclass
    Registers:
      - CF19.18.0.reg
      - CF19.18.1.reg
      - CF19.18.2.reg
      - CF19.18.3.reg
      - CF19.18.4.reg
      - CF19.18.5.reg
      - CF19.18.6.reg
      - CF19.18.7.reg
      - CF19.18.8.reg
      - CF19.18.9.reg
      - CF19.18.10.reg
      - CF19.18.11.reg
      - CF19.18.12.reg
      - CF19.18.13.reg
      - CF19.18.14.reg
      - CF19.18.15.reg
      - CF19.18.16.reg
      - CF19.18.17.reg
      - CF19.18.18.reg
      - CF19.18.19.reg
      - CF19.18.20.reg
      - CF19.18.21.reg
      - CF19.18.22.reg
      - CF19.18.23.reg
      - CF19.18.24.reg
      - CF19.18.25.reg
      - CF19.18.26.reg
      - CF19.18.27.reg
      - CF19.18.28.reg
      - CF19.18.29.reg
      - CF19.18.30.reg
      - CF19.18.31.reg
      - CF19.18.32.reg
      - CF19.18.33.reg
      - CF19.18.34.reg
      - CF19.18.35.reg
      - CF19.18.36.reg
      - CF19.18.37.reg
      - CF19.18.38.reg
      - CF19.18.39.reg
      - CF19.18.40.reg
      - CF19.18.41.reg
      - CF19.18.42.reg
      - CF19.18.43.reg
      - CF19.18.44.reg
      - CF19.18.45.reg
      - CF19.18.46.reg
      - CF19.18.47.reg
      - CF19.18.48.reg
      - CF19.18.49.reg
      - CF19.18.50.reg
      - CF19.18.51.reg
      - CF19.18.52.reg
      - CF19.18.53.reg
      - CF19.18.54.reg
      - CF19.18.55.reg
      - CF19.18.56.reg
      - CF19.18.57.reg
      - CF19.18.58.reg
      - CF19.18.59.reg
      - CF19.18.60.reg
      - CF19.18.61.reg
      - CF19.18.62.reg
      - CF19.18.63.reg
  - RegisterClassName: CF19.19.regclass
    Registers:
      - CF19.19.0.reg
      - CF19.19.1.reg
      - CF19.19.2.reg
      - CF19.19.3.reg
      - CF19.19.4.reg
      - CF19.19.5.reg
      - CF19.19.6.reg
      - CF19.19.7.reg
      - CF19.19.8.reg
      - CF19.19.9.reg
      - CF19.19.10.reg
      - CF19.19.11.reg
      - CF19.19.12.reg
      - CF19.19.13.reg
      - CF19.19.14.reg
      - CF19.19.15.reg
      - CF19.19.16.reg
      - CF19.19.17.reg
      - CF19.19.18.reg
      - CF19.19.19.reg
      - CF19.19.20.reg
      - CF19.19.21.reg
      - CF19.19.22.reg
      - CF19.19.23.reg
      - CF19.19.24.reg
      - CF19.19.25.reg
      - CF19.19.26.reg
      - CF19.19.27.reg
      - CF19.19.28.reg
      - CF19.19.29.reg
      - CF19.19.30.reg
      - CF19.19.31.reg
      - CF19.19.32.reg
      - CF19.19.33.reg
      - CF19.19.34.reg
      - CF19.19.35.reg
      - CF19.19.36.reg
      - CF19.19.37.reg
      - CF19.19.38.reg
      - CF19.19.39.reg
      - CF19.19.40.reg
      - CF19.19.41.reg
      - CF19.19.42.reg
      - CF19.19.43.reg
      - CF19.19.44.reg
      - CF19.19.45.reg
      - CF19.19.46.reg
      - CF19.19.47.reg
      - CF19.19.48.reg
      - CF19.19.49.reg
      - CF19.19.50.reg
      - CF19.19.51.reg
      - CF19.19.52.reg
      - CF19.19.53.reg
      - CF19.19.54.reg
      - CF19.19.55.reg
      - CF19.19.56.reg
      - CF19.19.57.reg
      - CF19.19.58.reg
      - CF19.19.59.reg
      - CF19.19.60.reg
      - CF19.19.61.reg
      - CF19.19.62.reg
      - CF19.19.63.reg
  - RegisterClassName: CF19.20.regclass
    Registers:
      - CF19.20.0.reg
      - CF19.20.1.reg
      - CF19.20.2.reg
      - CF19.20.3.reg
      - CF19.20.4.reg
      - CF19.20.5.reg
      - CF19.20.6.reg
      - CF19.20.7.reg
      - CF19.20.8.reg
      - CF19.20.9.reg
      - CF19.20.10.reg
      - CF19.20.11.reg
      - CF19.20.12.reg
      - CF19.20.13.reg
      - CF19.20.14.reg
      - CF19.20.15.reg
      - CF19.20.16.reg
      - CF19.20.17.reg
      - CF19.20.18.reg
      - CF19.20.19.reg
      - CF19.20.20.reg
      - CF19.20.21.reg
      - CF19.20.22.reg
      - CF19.20.23.reg
      - CF19.20.24.reg
      - CF19.20.25.reg
      - CF19.20.26.reg
      - CF19.20.27.reg
      - CF19.20.28.reg
      - CF19.20.29.reg
      - CF19.20.30.reg
      - CF19.20.31.reg
      - CF19.20.32.reg
      - CF19.20.33.reg
      - CF19.20.34.reg
      - CF19.20.35.reg
      - CF19.20.36.reg
      - CF19.20.37.reg
      - CF19.20.38.reg
      - CF19.20.39.reg
      - CF19.20.40.reg
      - CF19.20.41.reg
      - CF19.20.42.reg
      - CF19.20.43.reg
      - CF19.20.44.reg
      - CF19.20.45.reg
      - CF19.20.46.reg
      - CF19.20.47.reg
      - CF19.20.48.reg
      - CF19.20.49.reg
      - CF19.20.50.reg
      - CF19.20.51.reg
      - CF19.20.52.reg
      - CF19.20.53.reg
      - CF19.20.54.reg
      - CF19.20.55.reg
      - CF19.20.56.reg
      - CF19.20.57.reg
      - CF19.20.58.reg
      - CF19.20.59.reg
      - CF19.20.60.reg
      - CF19.20.61.reg
      - CF19.20.62.reg
      - CF19.20.63.reg
  - RegisterClassName: CF19.21.regclass
    Registers:
      - CF19.21.0.reg
      - CF19.21.1.reg
      - CF19.21.2.reg
      - CF19.21.3.reg
      - CF19.21.4.reg
      - CF19.21.5.reg
      - CF19.21.6.reg
      - CF19.21.7.reg
      - CF19.21.8.reg
      - CF19.21.9.reg
      - CF19.21.10.reg
      - CF19.21.11.reg
      - CF19.21.12.reg
      - CF19.21.13.reg
      - CF19.21.14.reg
      - CF19.21.15.reg
      - CF19.21.16.reg
      - CF19.21.17.reg
      - CF19.21.18.reg
      - CF19.21.19.reg
      - CF19.21.20.reg
      - CF19.21.21.reg
      - CF19.21.22.reg
      - CF19.21.23.reg
      - CF19.21.24.reg
      - CF19.21.25.reg
      - CF19.21.26.reg
      - CF19.21.27.reg
      - CF19.21.28.reg
      - CF19.21.29.reg
      - CF19.21.30.reg
      - CF19.21.31.reg
      - CF19.21.32.reg
      - CF19.21.33.reg
      - CF19.21.34.reg
      - CF19.21.35.reg
      - CF19.21.36.reg
      - CF19.21.37.reg
      - CF19.21.38.reg
      - CF19.21.39.reg
      - CF19.21.40.reg
      - CF19.21.41.reg
      - CF19.21.42.reg
      - CF19.21.43.reg
      - CF19.21.44.reg
      - CF19.21.45.reg
      - CF19.21.46.reg
      - CF19.21.47.reg
      - CF19.21.48.reg
      - CF19.21.49.reg
      - CF19.21.50.reg
      - CF19.21.51.reg
      - CF19.21.52.reg
      - CF19.21.53.reg
      - CF19.21.54.reg
      - CF19.21.55.reg
      - CF19.21.56.reg
      - CF19.21.57.reg
      - CF19.21.58.reg
      - CF19.21.59.reg
      - CF19.21.60.reg
      - CF19.21.61.reg
      - CF19.21.62.reg
      - CF19.21.63.reg
  - RegisterClassName: CF19.22.regclass
    Registers:
      - CF19.22.0.reg
      - CF19.22.1.reg
      - CF19.22.2.reg
      - CF19.22.3.reg
      - CF19.22.4.reg
      - CF19.22.5.reg
      - CF19.22.6.reg
      - CF19.22.7.reg
      - CF19.22.8.reg
      - CF19.22.9.reg
      - CF19.22.10.reg
      - CF19.22.11.reg
      - CF19.22.12.reg
      - CF19.22.13.reg
      - CF19.22.14.reg
      - CF19.22.15.reg
      - CF19.22.16.reg
      - CF19.22.17.reg
      - CF19.22.18.reg
      - CF19.22.19.reg
      - CF19.22.20.reg
      - CF19.22.21.reg
      - CF19.22.22.reg
      - CF19.22.23.reg
      - CF19.22.24.reg
      - CF19.22.25.reg
      - CF19.22.26.reg
      - CF19.22.27.reg
      - CF19.22.28.reg
      - CF19.22.29.reg
      - CF19.22.30.reg
      - CF19.22.31.reg
      - CF19.22.32.reg
      - CF19.22.33.reg
      - CF19.22.34.reg
      - CF19.22.35.reg
      - CF19.22.36.reg
      - CF19.22.37.reg
      - CF19.22.38.reg
      - CF19.22.39.reg
      - CF19.22.40.reg
      - CF19.22.41.reg
      - CF19.22.42.reg
      - CF19.22.43.reg
      - CF19.22.44.reg
      - CF19.22.45.reg
      - CF19.22.46.reg
      - CF19.22.47.reg
      - CF19.22.48.reg
      - CF19.22.49.reg
      - CF19.22.50.reg
      - CF19.22.51.reg
      - CF19.22.52.reg
      - CF19.22.53.reg
      - CF19.22.54.reg
      - CF19.22.55.reg
      - CF19.22.56.reg
      - CF19.22.57.reg
      - CF19.22.58.reg
      - CF19.22.59.reg
      - CF19.22.60.reg
      - CF19.22.61.reg
      - CF19.22.62.reg
      - CF19.22.63.reg
  - RegisterClassName: CF19.23.regclass
    Registers:
      - CF19.23.0.reg
      - CF19.23.1.reg
      - CF19.23.2.reg
      - CF19.23.3.reg
      - CF19.23.4.reg
      - CF19.23.5.reg
      - CF19.23.6.reg
      - CF19.23.7.reg
      - CF19.23.8.reg
      - CF19.23.9.reg
      - CF19.23.10.reg
      - CF19.23.11.reg
      - CF19.23.12.reg
      - CF19.23.13.reg
      - CF19.23.14.reg
      - CF19.23.15.reg
      - CF19.23.16.reg
      - CF19.23.17.reg
      - CF19.23.18.reg
      - CF19.23.19.reg
      - CF19.23.20.reg
      - CF19.23.21.reg
      - CF19.23.22.reg
      - CF19.23.23.reg
      - CF19.23.24.reg
      - CF19.23.25.reg
      - CF19.23.26.reg
      - CF19.23.27.reg
      - CF19.23.28.reg
      - CF19.23.29.reg
      - CF19.23.30.reg
      - CF19.23.31.reg
      - CF19.23.32.reg
      - CF19.23.33.reg
      - CF19.23.34.reg
      - CF19.23.35.reg
      - CF19.23.36.reg
      - CF19.23.37.reg
      - CF19.23.38.reg
      - CF19.23.39.reg
      - CF19.23.40.reg
      - CF19.23.41.reg
      - CF19.23.42.reg
      - CF19.23.43.reg
      - CF19.23.44.reg
      - CF19.23.45.reg
      - CF19.23.46.reg
      - CF19.23.47.reg
      - CF19.23.48.reg
      - CF19.23.49.reg
      - CF19.23.50.reg
      - CF19.23.51.reg
      - CF19.23.52.reg
      - CF19.23.53.reg
      - CF19.23.54.reg
      - CF19.23.55.reg
      - CF19.23.56.reg
      - CF19.23.57.reg
      - CF19.23.58.reg
      - CF19.23.59.reg
      - CF19.23.60.reg
      - CF19.23.61.reg
      - CF19.23.62.reg
      - CF19.23.63.reg
  - RegisterClassName: CF19.24.regclass
    Registers:
      - CF19.24.0.reg
      - CF19.24.1.reg
      - CF19.24.2.reg
      - CF19.24.3.reg
      - CF19.24.4.reg
      - CF19.24.5.reg
      - CF19.24.6.reg
      - CF19.24.7.reg
      - CF19.24.8.reg
      - CF19.24.9.reg
      - CF19.24.10.reg
      - CF19.24.11.reg
      - CF19.24.12.reg
      - CF19.24.13.reg
      - CF19.24.14.reg
      - CF19.24.15.reg
      - CF19.24.16.reg
      - CF19.24.17.reg
      - CF19.24.18.reg
      - CF19.24.19.reg
      - CF19.24.20.reg
      - CF19.24.21.reg
      - CF19.24.22.reg
      - CF19.24.23.reg
      - CF19.24.24.reg
      - CF19.24.25.reg
      - CF19.24.26.reg
      - CF19.24.27.reg
      - CF19.24.28.reg
      - CF19.24.29.reg
      - CF19.24.30.reg
      - CF19.24.31.reg
      - CF19.24.32.reg
      - CF19.24.33.reg
      - CF19.24.34.reg
      - CF19.24.35.reg
      - CF19.24.36.reg
      - CF19.24.37.reg
      - CF19.24.38.reg
      - CF19.24.39.reg
      - CF19.24.40.reg
      - CF19.24.41.reg
      - CF19.24.42.reg
      - CF19.24.43.reg
      - CF19.24.44.reg
      - CF19.24.45.reg
      - CF19.24.46.reg
      - CF19.24.47.reg
      - CF19.24.48.reg
      - CF19.24.49.reg
      - CF19.24.50.reg
      - CF19.24.51.reg
      - CF19.24.52.reg
      - CF19.24.53.reg
      - CF19.24.54.reg
      - CF19.24.55.reg
      - CF19.24.56.reg
      - CF19.24.57.reg
      - CF19.24.58.reg
      - CF19.24.59.reg
      - CF19.24.60.reg
      - CF19.24.61.reg
      - CF19.24.62.reg
      - CF19.24.63.reg
  - RegisterClassName: CF19.25.regclass
    Registers:
      - CF19.25.0.reg
      - CF19.25.1.reg
      - CF19.25.2.reg
      - CF19.25.3.reg
      - CF19.25.4.reg
      - CF19.25.5.reg
      - CF19.25.6.reg
      - CF19.25.7.reg
      - CF19.25.8.reg
      - CF19.25.9.reg
      - CF19.25.10.reg
      - CF19.25.11.reg
      - CF19.25.12.reg
      - CF19.25.13.reg
      - CF19.25.14.reg
      - CF19.25.15.reg
      - CF19.25.16.reg
      - CF19.25.17.reg
      - CF19.25.18.reg
      - CF19.25.19.reg
      - CF19.25.20.reg
      - CF19.25.21.reg
      - CF19.25.22.reg
      - CF19.25.23.reg
      - CF19.25.24.reg
      - CF19.25.25.reg
      - CF19.25.26.reg
      - CF19.25.27.reg
      - CF19.25.28.reg
      - CF19.25.29.reg
      - CF19.25.30.reg
      - CF19.25.31.reg
      - CF19.25.32.reg
      - CF19.25.33.reg
      - CF19.25.34.reg
      - CF19.25.35.reg
      - CF19.25.36.reg
      - CF19.25.37.reg
      - CF19.25.38.reg
      - CF19.25.39.reg
      - CF19.25.40.reg
      - CF19.25.41.reg
      - CF19.25.42.reg
      - CF19.25.43.reg
      - CF19.25.44.reg
      - CF19.25.45.reg
      - CF19.25.46.reg
      - CF19.25.47.reg
      - CF19.25.48.reg
      - CF19.25.49.reg
      - CF19.25.50.reg
      - CF19.25.51.reg
      - CF19.25.52.reg
      - CF19.25.53.reg
      - CF19.25.54.reg
      - CF19.25.55.reg
      - CF19.25.56.reg
      - CF19.25.57.reg
      - CF19.25.58.reg
      - CF19.25.59.reg
      - CF19.25.60.reg
      - CF19.25.61.reg
      - CF19.25.62.reg
      - CF19.25.63.reg
  - RegisterClassName: CF19.26.regclass
    Registers:
      - CF19.26.0.reg
      - CF19.26.1.reg
      - CF19.26.2.reg
      - CF19.26.3.reg
      - CF19.26.4.reg
      - CF19.26.5.reg
      - CF19.26.6.reg
      - CF19.26.7.reg
      - CF19.26.8.reg
      - CF19.26.9.reg
      - CF19.26.10.reg
      - CF19.26.11.reg
      - CF19.26.12.reg
      - CF19.26.13.reg
      - CF19.26.14.reg
      - CF19.26.15.reg
      - CF19.26.16.reg
      - CF19.26.17.reg
      - CF19.26.18.reg
      - CF19.26.19.reg
      - CF19.26.20.reg
      - CF19.26.21.reg
      - CF19.26.22.reg
      - CF19.26.23.reg
      - CF19.26.24.reg
      - CF19.26.25.reg
      - CF19.26.26.reg
      - CF19.26.27.reg
      - CF19.26.28.reg
      - CF19.26.29.reg
      - CF19.26.30.reg
      - CF19.26.31.reg
      - CF19.26.32.reg
      - CF19.26.33.reg
      - CF19.26.34.reg
      - CF19.26.35.reg
      - CF19.26.36.reg
      - CF19.26.37.reg
      - CF19.26.38.reg
      - CF19.26.39.reg
      - CF19.26.40.reg
      - CF19.26.41.reg
      - CF19.26.42.reg
      - CF19.26.43.reg
      - CF19.26.44.reg
      - CF19.26.45.reg
      - CF19.26.46.reg
      - CF19.26.47.reg
      - CF19.26.48.reg
      - CF19.26.49.reg
      - CF19.26.50.reg
      - CF19.26.51.reg
      - CF19.26.52.reg
      - CF19.26.53.reg
      - CF19.26.54.reg
      - CF19.26.55.reg
      - CF19.26.56.reg
      - CF19.26.57.reg
      - CF19.26.58.reg
      - CF19.26.59.reg
      - CF19.26.60.reg
      - CF19.26.61.reg
      - CF19.26.62.reg
      - CF19.26.63.reg
  - RegisterClassName: CF19.27.regclass
    Registers:
      - CF19.27.0.reg
      - CF19.27.1.reg
      - CF19.27.2.reg
      - CF19.27.3.reg
      - CF19.27.4.reg
      - CF19.27.5.reg
      - CF19.27.6.reg
      - CF19.27.7.reg
      - CF19.27.8.reg
      - CF19.27.9.reg
      - CF19.27.10.reg
      - CF19.27.11.reg
      - CF19.27.12.reg
      - CF19.27.13.reg
      - CF19.27.14.reg
      - CF19.27.15.reg
      - CF19.27.16.reg
      - CF19.27.17.reg
      - CF19.27.18.reg
      - CF19.27.19.reg
      - CF19.27.20.reg
      - CF19.27.21.reg
      - CF19.27.22.reg
      - CF19.27.23.reg
      - CF19.27.24.reg
      - CF19.27.25.reg
      - CF19.27.26.reg
      - CF19.27.27.reg
      - CF19.27.28.reg
      - CF19.27.29.reg
      - CF19.27.30.reg
      - CF19.27.31.reg
      - CF19.27.32.reg
      - CF19.27.33.reg
      - CF19.27.34.reg
      - CF19.27.35.reg
      - CF19.27.36.reg
      - CF19.27.37.reg
      - CF19.27.38.reg
      - CF19.27.39.reg
      - CF19.27.40.reg
      - CF19.27.41.reg
      - CF19.27.42.reg
      - CF19.27.43.reg
      - CF19.27.44.reg
      - CF19.27.45.reg
      - CF19.27.46.reg
      - CF19.27.47.reg
      - CF19.27.48.reg
      - CF19.27.49.reg
      - CF19.27.50.reg
      - CF19.27.51.reg
      - CF19.27.52.reg
      - CF19.27.53.reg
      - CF19.27.54.reg
      - CF19.27.55.reg
      - CF19.27.56.reg
      - CF19.27.57.reg
      - CF19.27.58.reg
      - CF19.27.59.reg
      - CF19.27.60.reg
      - CF19.27.61.reg
      - CF19.27.62.reg
      - CF19.27.63.reg
  - RegisterClassName: CF19.28.regclass
    Registers:
      - CF19.28.0.reg
      - CF19.28.1.reg
      - CF19.28.2.reg
      - CF19.28.3.reg
      - CF19.28.4.reg
      - CF19.28.5.reg
      - CF19.28.6.reg
      - CF19.28.7.reg
      - CF19.28.8.reg
      - CF19.28.9.reg
      - CF19.28.10.reg
      - CF19.28.11.reg
      - CF19.28.12.reg
      - CF19.28.13.reg
      - CF19.28.14.reg
      - CF19.28.15.reg
      - CF19.28.16.reg
      - CF19.28.17.reg
      - CF19.28.18.reg
      - CF19.28.19.reg
      - CF19.28.20.reg
      - CF19.28.21.reg
      - CF19.28.22.reg
      - CF19.28.23.reg
      - CF19.28.24.reg
      - CF19.28.25.reg
      - CF19.28.26.reg
      - CF19.28.27.reg
      - CF19.28.28.reg
      - CF19.28.29.reg
      - CF19.28.30.reg
      - CF19.28.31.reg
      - CF19.28.32.reg
      - CF19.28.33.reg
      - CF19.28.34.reg
      - CF19.28.35.reg
      - CF19.28.36.reg
      - CF19.28.37.reg
      - CF19.28.38.reg
      - CF19.28.39.reg
      - CF19.28.40.reg
      - CF19.28.41.reg
      - CF19.28.42.reg
      - CF19.28.43.reg
      - CF19.28.44.reg
      - CF19.28.45.reg
      - CF19.28.46.reg
      - CF19.28.47.reg
      - CF19.28.48.reg
      - CF19.28.49.reg
      - CF19.28.50.reg
      - CF19.28.51.reg
      - CF19.28.52.reg
      - CF19.28.53.reg
      - CF19.28.54.reg
      - CF19.28.55.reg
      - CF19.28.56.reg
      - CF19.28.57.reg
      - CF19.28.58.reg
      - CF19.28.59.reg
      - CF19.28.60.reg
      - CF19.28.61.reg
      - CF19.28.62.reg
      - CF19.28.63.reg
  - RegisterClassName: CF19.29.regclass
    Registers:
      - CF19.29.0.reg
      - CF19.29.1.reg
      - CF19.29.2.reg
      - CF19.29.3.reg
      - CF19.29.4.reg
      - CF19.29.5.reg
      - CF19.29.6.reg
      - CF19.29.7.reg
      - CF19.29.8.reg
      - CF19.29.9.reg
      - CF19.29.10.reg
      - CF19.29.11.reg
      - CF19.29.12.reg
      - CF19.29.13.reg
      - CF19.29.14.reg
      - CF19.29.15.reg
      - CF19.29.16.reg
      - CF19.29.17.reg
      - CF19.29.18.reg
      - CF19.29.19.reg
      - CF19.29.20.reg
      - CF19.29.21.reg
      - CF19.29.22.reg
      - CF19.29.23.reg
      - CF19.29.24.reg
      - CF19.29.25.reg
      - CF19.29.26.reg
      - CF19.29.27.reg
      - CF19.29.28.reg
      - CF19.29.29.reg
      - CF19.29.30.reg
      - CF19.29.31.reg
      - CF19.29.32.reg
      - CF19.29.33.reg
      - CF19.29.34.reg
      - CF19.29.35.reg
      - CF19.29.36.reg
      - CF19.29.37.reg
      - CF19.29.38.reg
      - CF19.29.39.reg
      - CF19.29.40.reg
      - CF19.29.41.reg
      - CF19.29.42.reg
      - CF19.29.43.reg
      - CF19.29.44.reg
      - CF19.29.45.reg
      - CF19.29.46.reg
      - CF19.29.47.reg
      - CF19.29.48.reg
      - CF19.29.49.reg
      - CF19.29.50.reg
      - CF19.29.51.reg
      - CF19.29.52.reg
      - CF19.29.53.reg
      - CF19.29.54.reg
      - CF19.29.55.reg
      - CF19.29.56.reg
      - CF19.29.57.reg
      - CF19.29.58.reg
      - CF19.29.59.reg
      - CF19.29.60.reg
      - CF19.29.61.reg
      - CF19.29.62.reg
      - CF19.29.63.reg
  - RegisterClassName: CF19.30.regclass
    Registers:
      - CF19.30.0.reg
      - CF19.30.1.reg
      - CF19.30.2.reg
      - CF19.30.3.reg
      - CF19.30.4.reg
      - CF19.30.5.reg
      - CF19.30.6.reg
      - CF19.30.7.reg
      - CF19.30.8.reg
      - CF19.30.9.reg
      - CF19.30.10.reg
      - CF19.30.11.reg
      - CF19.30.12.reg
      - CF19.30.13.reg
      - CF19.30.14.reg
      - CF19.30.15.reg
      - CF19.30.16.reg
      - CF19.30.17.reg
      - CF19.30.18.reg
      - CF19.30.19.reg
      - CF19.30.20.reg
      - CF19.30.21.reg
      - CF19.30.22.reg
      - CF19.30.23.reg
      - CF19.30.24.reg
      - CF19.30.25.reg
      - CF19.30.26.reg
      - CF19.30.27.reg
      - CF19.30.28.reg
      - CF19.30.29.reg
      - CF19.30.30.reg
      - CF19.30.31.reg
      - CF19.30.32.reg
      - CF19.30.33.reg
      - CF19.30.34.reg
      - CF19.30.35.reg
      - CF19.30.36.reg
      - CF19.30.37.reg
      - CF19.30.38.reg
      - CF19.30.39.reg
      - CF19.30.40.reg
      - CF19.30.41.reg
      - CF19.30.42.reg
      - CF19.30.43.reg
      - CF19.30.44.reg
      - CF19.30.45.reg
      - CF19.30.46.reg
      - CF19.30.47.reg
      - CF19.30.48.reg
      - CF19.30.49.reg
      - CF19.30.50.reg
      - CF19.30.51.reg
      - CF19.30.52.reg
      - CF19.30.53.reg
      - CF19.30.54.reg
      - CF19.30.55.reg
      - CF19.30.56.reg
      - CF19.30.57.reg
      - CF19.30.58.reg
      - CF19.30.59.reg
      - CF19.30.60.reg
      - CF19.30.61.reg
      - CF19.30.62.reg
      - CF19.30.63.reg
  - RegisterClassName: CF19.31.regclass
    Registers:
      - CF19.31.0.reg
      - CF19.31.1.reg
      - CF19.31.2.reg
      - CF19.31.3.reg
      - CF19.31.4.reg
      - CF19.31.5.reg
      - CF19.31.6.reg
      - CF19.31.7.reg
      - CF19.31.8.reg
      - CF19.31.9.reg
      - CF19.31.10.reg
      - CF19.31.11.reg
      - CF19.31.12.reg
      - CF19.31.13.reg
      - CF19.31.14.reg
      - CF19.31.15.reg
      - CF19.31.16.reg
      - CF19.31.17.reg
      - CF19.31.18.reg
      - CF19.31.19.reg
      - CF19.31.20.reg
      - CF19.31.21.reg
      - CF19.31.22.reg
      - CF19.31.23.reg
      - CF19.31.24.reg
      - CF19.31.25.reg
      - CF19.31.26.reg
      - CF19.31.27.reg
      - CF19.31.28.reg
      - CF19.31.29.reg
      - CF19.31.30.reg
      - CF19.31.31.reg
      - CF19.31.32.reg
      - CF19.31.33.reg
      - CF19.31.34.reg
      - CF19.31.35.reg
      - CF19.31.36.reg
      - CF19.31.37.reg
      - CF19.31.38.reg
      - CF19.31.39.reg
      - CF19.31.40.reg
      - CF19.31.41.reg
      - CF19.31.42.reg
      - CF19.31.43.reg
      - CF19.31.44.reg
      - CF19.31.45.reg
      - CF19.31.46.reg
      - CF19.31.47.reg
      - CF19.31.48.reg
      - CF19.31.49.reg
      - CF19.31.50.reg
      - CF19.31.51.reg
      - CF19.31.52.reg
      - CF19.31.53.reg
      - CF19.31.54.reg
      - CF19.31.55.reg
      - CF19.31.56.reg
      - CF19.31.57.reg
      - CF19.31.58.reg
      - CF19.31.59.reg
      - CF19.31.60.reg
      - CF19.31.61.reg
      - CF19.31.62.reg
      - CF19.31.63.reg
  - RegisterClassName: CF19.32.regclass
    Registers:
      - CF19.32.0.reg
      - CF19.32.1.reg
      - CF19.32.2.reg
      - CF19.32.3.reg
      - CF19.32.4.reg
      - CF19.32.5.reg
      - CF19.32.6.reg
      - CF19.32.7.reg
      - CF19.32.8.reg
      - CF19.32.9.reg
      - CF19.32.10.reg
      - CF19.32.11.reg
      - CF19.32.12.reg
      - CF19.32.13.reg
      - CF19.32.14.reg
      - CF19.32.15.reg
      - CF19.32.16.reg
      - CF19.32.17.reg
      - CF19.32.18.reg
      - CF19.32.19.reg
      - CF19.32.20.reg
      - CF19.32.21.reg
      - CF19.32.22.reg
      - CF19.32.23.reg
      - CF19.32.24.reg
      - CF19.32.25.reg
      - CF19.32.26.reg
      - CF19.32.27.reg
      - CF19.32.28.reg
      - CF19.32.29.reg
      - CF19.32.30.reg
      - CF19.32.31.reg
      - CF19.32.32.reg
      - CF19.32.33.reg
      - CF19.32.34.reg
      - CF19.32.35.reg
      - CF19.32.36.reg
      - CF19.32.37.reg
      - CF19.32.38.reg
      - CF19.32.39.reg
      - CF19.32.40.reg
      - CF19.32.41.reg
      - CF19.32.42.reg
      - CF19.32.43.reg
      - CF19.32.44.reg
      - CF19.32.45.reg
      - CF19.32.46.reg
      - CF19.32.47.reg
      - CF19.32.48.reg
      - CF19.32.49.reg
      - CF19.32.50.reg
      - CF19.32.51.reg
      - CF19.32.52.reg
      - CF19.32.53.reg
      - CF19.32.54.reg
      - CF19.32.55.reg
      - CF19.32.56.reg
      - CF19.32.57.reg
      - CF19.32.58.reg
      - CF19.32.59.reg
      - CF19.32.60.reg
      - CF19.32.61.reg
      - CF19.32.62.reg
      - CF19.32.63.reg
  - RegisterClassName: CF19.33.regclass
    Registers:
      - CF19.33.0.reg
      - CF19.33.1.reg
      - CF19.33.2.reg
      - CF19.33.3.reg
      - CF19.33.4.reg
      - CF19.33.5.reg
      - CF19.33.6.reg
      - CF19.33.7.reg
      - CF19.33.8.reg
      - CF19.33.9.reg
      - CF19.33.10.reg
      - CF19.33.11.reg
      - CF19.33.12.reg
      - CF19.33.13.reg
      - CF19.33.14.reg
      - CF19.33.15.reg
      - CF19.33.16.reg
      - CF19.33.17.reg
      - CF19.33.18.reg
      - CF19.33.19.reg
      - CF19.33.20.reg
      - CF19.33.21.reg
      - CF19.33.22.reg
      - CF19.33.23.reg
      - CF19.33.24.reg
      - CF19.33.25.reg
      - CF19.33.26.reg
      - CF19.33.27.reg
      - CF19.33.28.reg
      - CF19.33.29.reg
      - CF19.33.30.reg
      - CF19.33.31.reg
      - CF19.33.32.reg
      - CF19.33.33.reg
      - CF19.33.34.reg
      - CF19.33.35.reg
      - CF19.33.36.reg
      - CF19.33.37.reg
      - CF19.33.38.reg
      - CF19.33.39.reg
      - CF19.33.40.reg
      - CF19.33.41.reg
      - CF19.33.42.reg
      - CF19.33.43.reg
      - CF19.33.44.reg
      - CF19.33.45.reg
      - CF19.33.46.reg
      - CF19.33.47.reg
      - CF19.33.48.reg
      - CF19.33.49.reg
      - CF19.33.50.reg
      - CF19.33.51.reg
      - CF19.33.52.reg
      - CF19.33.53.reg
      - CF19.33.54.reg
      - CF19.33.55.reg
      - CF19.33.56.reg
      - CF19.33.57.reg
      - CF19.33.58.reg
      - CF19.33.59.reg
      - CF19.33.60.reg
      - CF19.33.61.reg
      - CF19.33.62.reg
      - CF19.33.63.reg
  - RegisterClassName: CF19.34.regclass
    Registers:
      - CF19.34.0.reg
      - CF19.34.1.reg
      - CF19.34.2.reg
      - CF19.34.3.reg
      - CF19.34.4.reg
      - CF19.34.5.reg
      - CF19.34.6.reg
      - CF19.34.7.reg
      - CF19.34.8.reg
      - CF19.34.9.reg
      - CF19.34.10.reg
      - CF19.34.11.reg
      - CF19.34.12.reg
      - CF19.34.13.reg
      - CF19.34.14.reg
      - CF19.34.15.reg
      - CF19.34.16.reg
      - CF19.34.17.reg
      - CF19.34.18.reg
      - CF19.34.19.reg
      - CF19.34.20.reg
      - CF19.34.21.reg
      - CF19.34.22.reg
      - CF19.34.23.reg
      - CF19.34.24.reg
      - CF19.34.25.reg
      - CF19.34.26.reg
      - CF19.34.27.reg
      - CF19.34.28.reg
      - CF19.34.29.reg
      - CF19.34.30.reg
      - CF19.34.31.reg
      - CF19.34.32.reg
      - CF19.34.33.reg
      - CF19.34.34.reg
      - CF19.34.35.reg
      - CF19.34.36.reg
      - CF19.34.37.reg
      - CF19.34.38.reg
      - CF19.34.39.reg
      - CF19.34.40.reg
      - CF19.34.41.reg
      - CF19.34.42.reg
      - CF19.34.43.reg
      - CF19.34.44.reg
      - CF19.34.45.reg
      - CF19.34.46.reg
      - CF19.34.47.reg
      - CF19.34.48.reg
      - CF19.34.49.reg
      - CF19.34.50.reg
      - CF19.34.51.reg
      - CF19.34.52.reg
      - CF19.34.53.reg
      - CF19.34.54.reg
      - CF19.34.55.reg
      - CF19.34.56.reg
      - CF19.34.57.reg
      - CF19.34.58.reg
      - CF19.34.59.reg
      - CF19.34.60.reg
      - CF19.34.61.reg
      - CF19.34.62.reg
      - CF19.34.63.reg
  - RegisterClassName: CF19.35.regclass
    Registers:
      - CF19.35.0.reg
      - CF19.35.1.reg
      - CF19.35.2.reg
      - CF19.35.3.reg
      - CF19.35.4.reg
      - CF19.35.5.reg
      - CF19.35.6.reg
      - CF19.35.7.reg
      - CF19.35.8.reg
      - CF19.35.9.reg
      - CF19.35.10.reg
      - CF19.35.11.reg
      - CF19.35.12.reg
      - CF19.35.13.reg
      - CF19.35.14.reg
      - CF19.35.15.reg
      - CF19.35.16.reg
      - CF19.35.17.reg
      - CF19.35.18.reg
      - CF19.35.19.reg
      - CF19.35.20.reg
      - CF19.35.21.reg
      - CF19.35.22.reg
      - CF19.35.23.reg
      - CF19.35.24.reg
      - CF19.35.25.reg
      - CF19.35.26.reg
      - CF19.35.27.reg
      - CF19.35.28.reg
      - CF19.35.29.reg
      - CF19.35.30.reg
      - CF19.35.31.reg
      - CF19.35.32.reg
      - CF19.35.33.reg
      - CF19.35.34.reg
      - CF19.35.35.reg
      - CF19.35.36.reg
      - CF19.35.37.reg
      - CF19.35.38.reg
      - CF19.35.39.reg
      - CF19.35.40.reg
      - CF19.35.41.reg
      - CF19.35.42.reg
      - CF19.35.43.reg
      - CF19.35.44.reg
      - CF19.35.45.reg
      - CF19.35.46.reg
      - CF19.35.47.reg
      - CF19.35.48.reg
      - CF19.35.49.reg
      - CF19.35.50.reg
      - CF19.35.51.reg
      - CF19.35.52.reg
      - CF19.35.53.reg
      - CF19.35.54.reg
      - CF19.35.55.reg
      - CF19.35.56.reg
      - CF19.35.57.reg
      - CF19.35.58.reg
      - CF19.35.59.reg
      - CF19.35.60.reg
      - CF19.35.61.reg
      - CF19.35.62.reg
      - CF19.35.63.reg
  - RegisterClassName: CF19.36.regclass
    Registers:
      - CF19.36.0.reg
      - CF19.36.1.reg
      - CF19.36.2.reg
      - CF19.36.3.reg
      - CF19.36.4.reg
      - CF19.36.5.reg
      - CF19.36.6.reg
      - CF19.36.7.reg
      - CF19.36.8.reg
      - CF19.36.9.reg
      - CF19.36.10.reg
      - CF19.36.11.reg
      - CF19.36.12.reg
      - CF19.36.13.reg
      - CF19.36.14.reg
      - CF19.36.15.reg
      - CF19.36.16.reg
      - CF19.36.17.reg
      - CF19.36.18.reg
      - CF19.36.19.reg
      - CF19.36.20.reg
      - CF19.36.21.reg
      - CF19.36.22.reg
      - CF19.36.23.reg
      - CF19.36.24.reg
      - CF19.36.25.reg
      - CF19.36.26.reg
      - CF19.36.27.reg
      - CF19.36.28.reg
      - CF19.36.29.reg
      - CF19.36.30.reg
      - CF19.36.31.reg
      - CF19.36.32.reg
      - CF19.36.33.reg
      - CF19.36.34.reg
      - CF19.36.35.reg
      - CF19.36.36.reg
      - CF19.36.37.reg
      - CF19.36.38.reg
      - CF19.36.39.reg
      - CF19.36.40.reg
      - CF19.36.41.reg
      - CF19.36.42.reg
      - CF19.36.43.reg
      - CF19.36.44.reg
      - CF19.36.45.reg
      - CF19.36.46.reg
      - CF19.36.47.reg
      - CF19.36.48.reg
      - CF19.36.49.reg
      - CF19.36.50.reg
      - CF19.36.51.reg
      - CF19.36.52.reg
      - CF19.36.53.reg
      - CF19.36.54.reg
      - CF19.36.55.reg
      - CF19.36.56.reg
      - CF19.36.57.reg
      - CF19.36.58.reg
      - CF19.36.59.reg
      - CF19.36.60.reg
      - CF19.36.61.reg
      - CF19.36.62.reg
      - CF19.36.63.reg
  - RegisterClassName: CF19.37.regclass
    Registers:
      - CF19.37.0.reg
      - CF19.37.1.reg
      - CF19.37.2.reg
      - CF19.37.3.reg
      - CF19.37.4.reg
      - CF19.37.5.reg
      - CF19.37.6.reg
      - CF19.37.7.reg
      - CF19.37.8.reg
      - CF19.37.9.reg
      - CF19.37.10.reg
      - CF19.37.11.reg
      - CF19.37.12.reg
      - CF19.37.13.reg
      - CF19.37.14.reg
      - CF19.37.15.reg
      - CF19.37.16.reg
      - CF19.37.17.reg
      - CF19.37.18.reg
      - CF19.37.19.reg
      - CF19.37.20.reg
      - CF19.37.21.reg
      - CF19.37.22.reg
      - CF19.37.23.reg
      - CF19.37.24.reg
      - CF19.37.25.reg
      - CF19.37.26.reg
      - CF19.37.27.reg
      - CF19.37.28.reg
      - CF19.37.29.reg
      - CF19.37.30.reg
      - CF19.37.31.reg
      - CF19.37.32.reg
      - CF19.37.33.reg
      - CF19.37.34.reg
      - CF19.37.35.reg
      - CF19.37.36.reg
      - CF19.37.37.reg
      - CF19.37.38.reg
      - CF19.37.39.reg
      - CF19.37.40.reg
      - CF19.37.41.reg
      - CF19.37.42.reg
      - CF19.37.43.reg
      - CF19.37.44.reg
      - CF19.37.45.reg
      - CF19.37.46.reg
      - CF19.37.47.reg
      - CF19.37.48.reg
      - CF19.37.49.reg
      - CF19.37.50.reg
      - CF19.37.51.reg
      - CF19.37.52.reg
      - CF19.37.53.reg
      - CF19.37.54.reg
      - CF19.37.55.reg
      - CF19.37.56.reg
      - CF19.37.57.reg
      - CF19.37.58.reg
      - CF19.37.59.reg
      - CF19.37.60.reg
      - CF19.37.61.reg
      - CF19.37.62.reg
      - CF19.37.63.reg
  - RegisterClassName: CF19.38.regclass
    Registers:
      - CF19.38.0.reg
      - CF19.38.1.reg
      - CF19.38.2.reg
      - CF19.38.3.reg
      - CF19.38.4.reg
      - CF19.38.5.reg
      - CF19.38.6.reg
      - CF19.38.7.reg
      - CF19.38.8.reg
      - CF19.38.9.reg
      - CF19.38.10.reg
      - CF19.38.11.reg
      - CF19.38.12.reg
      - CF19.38.13.reg
      - CF19.38.14.reg
      - CF19.38.15.reg
      - CF19.38.16.reg
      - CF19.38.17.reg
      - CF19.38.18.reg
      - CF19.38.19.reg
      - CF19.38.20.reg
      - CF19.38.21.reg
      - CF19.38.22.reg
      - CF19.38.23.reg
      - CF19.38.24.reg
      - CF19.38.25.reg
      - CF19.38.26.reg
      - CF19.38.27.reg
      - CF19.38.28.reg
      - CF19.38.29.reg
      - CF19.38.30.reg
      - CF19.38.31.reg
      - CF19.38.32.reg
      - CF19.38.33.reg
      - CF19.38.34.reg
      - CF19.38.35.reg
      - CF19.38.36.reg
      - CF19.38.37.reg
      - CF19.38.38.reg
      - CF19.38.39.reg
      - CF19.38.40.reg
      - CF19.38.41.reg
      - CF19.38.42.reg
      - CF19.38.43.reg
      - CF19.38.44.reg
      - CF19.38.45.reg
      - CF19.38.46.reg
      - CF19.38.47.reg
      - CF19.38.48.reg
      - CF19.38.49.reg
      - CF19.38.50.reg
      - CF19.38.51.reg
      - CF19.38.52.reg
      - CF19.38.53.reg
      - CF19.38.54.reg
      - CF19.38.55.reg
      - CF19.38.56.reg
      - CF19.38.57.reg
      - CF19.38.58.reg
      - CF19.38.59.reg
      - CF19.38.60.reg
      - CF19.38.61.reg
      - CF19.38.62.reg
      - CF19.38.63.reg
  - RegisterClassName: CF19.39.regclass
    Registers:
      - CF19.39.0.reg
      - CF19.39.1.reg
      - CF19.39.2.reg
      - CF19.39.3.reg
      - CF19.39.4.reg
      - CF19.39.5.reg
      - CF19.39.6.reg
      - CF19.39.7.reg
      - CF19.39.8.reg
      - CF19.39.9.reg
      - CF19.39.10.reg
      - CF19.39.11.reg
      - CF19.39.12.reg
      - CF19.39.13.reg
      - CF19.39.14.reg
      - CF19.39.15.reg
      - CF19.39.16.reg
      - CF19.39.17.reg
      - CF19.39.18.reg
      - CF19.39.19.reg
      - CF19.39.20.reg
      - CF19.39.21.reg
      - CF19.39.22.reg
      - CF19.39.23.reg
      - CF19.39.24.reg
      - CF19.39.25.reg
      - CF19.39.26.reg
      - CF19.39.27.reg
      - CF19.39.28.reg
      - CF19.39.29.reg
      - CF19.39.30.reg
      - CF19.39.31.reg
      - CF19.39.32.reg
      - CF19.39.33.reg
      - CF19.39.34.reg
      - CF19.39.35.reg
      - CF19.39.36.reg
      - CF19.39.37.reg
      - CF19.39.38.reg
      - CF19.39.39.reg
      - CF19.39.40.reg
      - CF19.39.41.reg
      - CF19.39.42.reg
      - CF19.39.43.reg
      - CF19.39.44.reg
      - CF19.39.45.reg
      - CF19.39.46.reg
      - CF19.39.47.reg
      - CF19.39.48.reg
      - CF19.39.49.reg
      - CF19.39.50.reg
      - CF19.39.51.reg
      - CF19.39.52.reg
      - CF19.39.53.reg
      - CF19.39.54.reg
      - CF19.39.55.reg
      - CF19.39.56.reg
      - CF19.39.57.reg
      - CF19.39.58.reg
      - CF19.39.59.reg
      - CF19.39.60.reg
      - CF19.39.61.reg
      - CF19.39.62.reg
      - CF19.39.63.reg
  - RegisterClassName: CF19.40.regclass
    Registers:
      - CF19.40.0.reg
      - CF19.40.1.reg
      - CF19.40.2.reg
      - CF19.40.3.reg
      - CF19.40.4.reg
      - CF19.40.5.reg
      - CF19.40.6.reg
      - CF19.40.7.reg
      - CF19.40.8.reg
      - CF19.40.9.reg
      - CF19.40.10.reg
      - CF19.40.11.reg
      - CF19.40.12.reg
      - CF19.40.13.reg
      - CF19.40.14.reg
      - CF19.40.15.reg
      - CF19.40.16.reg
      - CF19.40.17.reg
      - CF19.40.18.reg
      - CF19.40.19.reg
      - CF19.40.20.reg
      - CF19.40.21.reg
      - CF19.40.22.reg
      - CF19.40.23.reg
      - CF19.40.24.reg
      - CF19.40.25.reg
      - CF19.40.26.reg
      - CF19.40.27.reg
      - CF19.40.28.reg
      - CF19.40.29.reg
      - CF19.40.30.reg
      - CF19.40.31.reg
      - CF19.40.32.reg
      - CF19.40.33.reg
      - CF19.40.34.reg
      - CF19.40.35.reg
      - CF19.40.36.reg
      - CF19.40.37.reg
      - CF19.40.38.reg
      - CF19.40.39.reg
      - CF19.40.40.reg
      - CF19.40.41.reg
      - CF19.40.42.reg
      - CF19.40.43.reg
      - CF19.40.44.reg
      - CF19.40.45.reg
      - CF19.40.46.reg
      - CF19.40.47.reg
      - CF19.40.48.reg
      - CF19.40.49.reg
      - CF19.40.50.reg
      - CF19.40.51.reg
      - CF19.40.52.reg
      - CF19.40.53.reg
      - CF19.40.54.reg
      - CF19.40.55.reg
      - CF19.40.56.reg
      - CF19.40.57.reg
      - CF19.40.58.reg
      - CF19.40.59.reg
      - CF19.40.60.reg
      - CF19.40.61.reg
      - CF19.40.62.reg
      - CF19.40.63.reg
  - RegisterClassName: CF19.41.regclass
    Registers:
      - CF19.41.0.reg
      - CF19.41.1.reg
      - CF19.41.2.reg
      - CF19.41.3.reg
      - CF19.41.4.reg
      - CF19.41.5.reg
      - CF19.41.6.reg
      - CF19.41.7.reg
      - CF19.41.8.reg
      - CF19.41.9.reg
      - CF19.41.10.reg
      - CF19.41.11.reg
      - CF19.41.12.reg
      - CF19.41.13.reg
      - CF19.41.14.reg
      - CF19.41.15.reg
      - CF19.41.16.reg
      - CF19.41.17.reg
      - CF19.41.18.reg
      - CF19.41.19.reg
      - CF19.41.20.reg
      - CF19.41.21.reg
      - CF19.41.22.reg
      - CF19.41.23.reg
      - CF19.41.24.reg
      - CF19.41.25.reg
      - CF19.41.26.reg
      - CF19.41.27.reg
      - CF19.41.28.reg
      - CF19.41.29.reg
      - CF19.41.30.reg
      - CF19.41.31.reg
      - CF19.41.32.reg
      - CF19.41.33.reg
      - CF19.41.34.reg
      - CF19.41.35.reg
      - CF19.41.36.reg
      - CF19.41.37.reg
      - CF19.41.38.reg
      - CF19.41.39.reg
      - CF19.41.40.reg
      - CF19.41.41.reg
      - CF19.41.42.reg
      - CF19.41.43.reg
      - CF19.41.44.reg
      - CF19.41.45.reg
      - CF19.41.46.reg
      - CF19.41.47.reg
      - CF19.41.48.reg
      - CF19.41.49.reg
      - CF19.41.50.reg
      - CF19.41.51.reg
      - CF19.41.52.reg
      - CF19.41.53.reg
      - CF19.41.54.reg
      - CF19.41.55.reg
      - CF19.41.56.reg
      - CF19.41.57.reg
      - CF19.41.58.reg
      - CF19.41.59.reg
      - CF19.41.60.reg
      - CF19.41.61.reg
      - CF19.41.62.reg
      - CF19.41.63.reg
  - RegisterClassName: CF19.42.regclass
    Registers:
      - CF19.42.0.reg
      - CF19.42.1.reg
      - CF19.42.2.reg
      - CF19.42.3.reg
      - CF19.42.4.reg
      - CF19.42.5.reg
      - CF19.42.6.reg
      - CF19.42.7.reg
      - CF19.42.8.reg
      - CF19.42.9.reg
      - CF19.42.10.reg
      - CF19.42.11.reg
      - CF19.42.12.reg
      - CF19.42.13.reg
      - CF19.42.14.reg
      - CF19.42.15.reg
      - CF19.42.16.reg
      - CF19.42.17.reg
      - CF19.42.18.reg
      - CF19.42.19.reg
      - CF19.42.20.reg
      - CF19.42.21.reg
      - CF19.42.22.reg
      - CF19.42.23.reg
      - CF19.42.24.reg
      - CF19.42.25.reg
      - CF19.42.26.reg
      - CF19.42.27.reg
      - CF19.42.28.reg
      - CF19.42.29.reg
      - CF19.42.30.reg
      - CF19.42.31.reg
      - CF19.42.32.reg
      - CF19.42.33.reg
      - CF19.42.34.reg
      - CF19.42.35.reg
      - CF19.42.36.reg
      - CF19.42.37.reg
      - CF19.42.38.reg
      - CF19.42.39.reg
      - CF19.42.40.reg
      - CF19.42.41.reg
      - CF19.42.42.reg
      - CF19.42.43.reg
      - CF19.42.44.reg
      - CF19.42.45.reg
      - CF19.42.46.reg
      - CF19.42.47.reg
      - CF19.42.48.reg
      - CF19.42.49.reg
      - CF19.42.50.reg
      - CF19.42.51.reg
      - CF19.42.52.reg
      - CF19.42.53.reg
      - CF19.42.54.reg
      - CF19.42.55.reg
      - CF19.42.56.reg
      - CF19.42.57.reg
      - CF19.42.58.reg
      - CF19.42.59.reg
      - CF19.42.60.reg
      - CF19.42.61.reg
      - CF19.42.62.reg
      - CF19.42.63.reg
  - RegisterClassName: CF19.43.regclass
    Registers:
      - CF19.43.0.reg
      - CF19.43.1.reg
      - CF19.43.2.reg
      - CF19.43.3.reg
      - CF19.43.4.reg
      - CF19.43.5.reg
      - CF19.43.6.reg
      - CF19.43.7.reg
      - CF19.43.8.reg
      - CF19.43.9.reg
      - CF19.43.10.reg
      - CF19.43.11.reg
      - CF19.43.12.reg
      - CF19.43.13.reg
      - CF19.43.14.reg
      - CF19.43.15.reg
      - CF19.43.16.reg
      - CF19.43.17.reg
      - CF19.43.18.reg
      - CF19.43.19.reg
      - CF19.43.20.reg
      - CF19.43.21.reg
      - CF19.43.22.reg
      - CF19.43.23.reg
      - CF19.43.24.reg
      - CF19.43.25.reg
      - CF19.43.26.reg
      - CF19.43.27.reg
      - CF19.43.28.reg
      - CF19.43.29.reg
      - CF19.43.30.reg
      - CF19.43.31.reg
      - CF19.43.32.reg
      - CF19.43.33.reg
      - CF19.43.34.reg
      - CF19.43.35.reg
      - CF19.43.36.reg
      - CF19.43.37.reg
      - CF19.43.38.reg
      - CF19.43.39.reg
      - CF19.43.40.reg
      - CF19.43.41.reg
      - CF19.43.42.reg
      - CF19.43.43.reg
      - CF19.43.44.reg
      - CF19.43.45.reg
      - CF19.43.46.reg
      - CF19.43.47.reg
      - CF19.43.48.reg
      - CF19.43.49.reg
      - CF19.43.50.reg
      - CF19.43.51.reg
      - CF19.43.52.reg
      - CF19.43.53.reg
      - CF19.43.54.reg
      - CF19.43.55.reg
      - CF19.43.56.reg
      - CF19.43.57.reg
      - CF19.43.58.reg
      - CF19.43.59.reg
      - CF19.43.60.reg
      - CF19.43.61.reg
      - CF19.43.62.reg
      - CF19.43.63.reg
  - RegisterClassName: CF19.44.regclass
    Registers:
      - CF19.44.0.reg
      - CF19.44.1.reg
      - CF19.44.2.reg
      - CF19.44.3.reg
      - CF19.44.4.reg
      - CF19.44.5.reg
      - CF19.44.6.reg
      - CF19.44.7.reg
      - CF19.44.8.reg
      - CF19.44.9.reg
      - CF19.44.10.reg
      - CF19.44.11.reg
      - CF19.44.12.reg
      - CF19.44.13.reg
      - CF19.44.14.reg
      - CF19.44.15.reg
      - CF19.44.16.reg
      - CF19.44.17.reg
      - CF19.44.18.reg
      - CF19.44.19.reg
      - CF19.44.20.reg
      - CF19.44.21.reg
      - CF19.44.22.reg
      - CF19.44.23.reg
      - CF19.44.24.reg
      - CF19.44.25.reg
      - CF19.44.26.reg
      - CF19.44.27.reg
      - CF19.44.28.reg
      - CF19.44.29.reg
      - CF19.44.30.reg
      - CF19.44.31.reg
      - CF19.44.32.reg
      - CF19.44.33.reg
      - CF19.44.34.reg
      - CF19.44.35.reg
      - CF19.44.36.reg
      - CF19.44.37.reg
      - CF19.44.38.reg
      - CF19.44.39.reg
      - CF19.44.40.reg
      - CF19.44.41.reg
      - CF19.44.42.reg
      - CF19.44.43.reg
      - CF19.44.44.reg
      - CF19.44.45.reg
      - CF19.44.46.reg
      - CF19.44.47.reg
      - CF19.44.48.reg
      - CF19.44.49.reg
      - CF19.44.50.reg
      - CF19.44.51.reg
      - CF19.44.52.reg
      - CF19.44.53.reg
      - CF19.44.54.reg
      - CF19.44.55.reg
      - CF19.44.56.reg
      - CF19.44.57.reg
      - CF19.44.58.reg
      - CF19.44.59.reg
      - CF19.44.60.reg
      - CF19.44.61.reg
      - CF19.44.62.reg
      - CF19.44.63.reg
  - RegisterClassName: CF19.45.regclass
    Registers:
      - CF19.45.0.reg
      - CF19.45.1.reg
      - CF19.45.2.reg
      - CF19.45.3.reg
      - CF19.45.4.reg
      - CF19.45.5.reg
      - CF19.45.6.reg
      - CF19.45.7.reg
      - CF19.45.8.reg
      - CF19.45.9.reg
      - CF19.45.10.reg
      - CF19.45.11.reg
      - CF19.45.12.reg
      - CF19.45.13.reg
      - CF19.45.14.reg
      - CF19.45.15.reg
      - CF19.45.16.reg
      - CF19.45.17.reg
      - CF19.45.18.reg
      - CF19.45.19.reg
      - CF19.45.20.reg
      - CF19.45.21.reg
      - CF19.45.22.reg
      - CF19.45.23.reg
      - CF19.45.24.reg
      - CF19.45.25.reg
      - CF19.45.26.reg
      - CF19.45.27.reg
      - CF19.45.28.reg
      - CF19.45.29.reg
      - CF19.45.30.reg
      - CF19.45.31.reg
      - CF19.45.32.reg
      - CF19.45.33.reg
      - CF19.45.34.reg
      - CF19.45.35.reg
      - CF19.45.36.reg
      - CF19.45.37.reg
      - CF19.45.38.reg
      - CF19.45.39.reg
      - CF19.45.40.reg
      - CF19.45.41.reg
      - CF19.45.42.reg
      - CF19.45.43.reg
      - CF19.45.44.reg
      - CF19.45.45.reg
      - CF19.45.46.reg
      - CF19.45.47.reg
      - CF19.45.48.reg
      - CF19.45.49.reg
      - CF19.45.50.reg
      - CF19.45.51.reg
      - CF19.45.52.reg
      - CF19.45.53.reg
      - CF19.45.54.reg
      - CF19.45.55.reg
      - CF19.45.56.reg
      - CF19.45.57.reg
      - CF19.45.58.reg
      - CF19.45.59.reg
      - CF19.45.60.reg
      - CF19.45.61.reg
      - CF19.45.62.reg
      - CF19.45.63.reg
  - RegisterClassName: CF19.46.regclass
    Registers:
      - CF19.46.0.reg
      - CF19.46.1.reg
      - CF19.46.2.reg
      - CF19.46.3.reg
      - CF19.46.4.reg
      - CF19.46.5.reg
      - CF19.46.6.reg
      - CF19.46.7.reg
      - CF19.46.8.reg
      - CF19.46.9.reg
      - CF19.46.10.reg
      - CF19.46.11.reg
      - CF19.46.12.reg
      - CF19.46.13.reg
      - CF19.46.14.reg
      - CF19.46.15.reg
      - CF19.46.16.reg
      - CF19.46.17.reg
      - CF19.46.18.reg
      - CF19.46.19.reg
      - CF19.46.20.reg
      - CF19.46.21.reg
      - CF19.46.22.reg
      - CF19.46.23.reg
      - CF19.46.24.reg
      - CF19.46.25.reg
      - CF19.46.26.reg
      - CF19.46.27.reg
      - CF19.46.28.reg
      - CF19.46.29.reg
      - CF19.46.30.reg
      - CF19.46.31.reg
      - CF19.46.32.reg
      - CF19.46.33.reg
      - CF19.46.34.reg
      - CF19.46.35.reg
      - CF19.46.36.reg
      - CF19.46.37.reg
      - CF19.46.38.reg
      - CF19.46.39.reg
      - CF19.46.40.reg
      - CF19.46.41.reg
      - CF19.46.42.reg
      - CF19.46.43.reg
      - CF19.46.44.reg
      - CF19.46.45.reg
      - CF19.46.46.reg
      - CF19.46.47.reg
      - CF19.46.48.reg
      - CF19.46.49.reg
      - CF19.46.50.reg
      - CF19.46.51.reg
      - CF19.46.52.reg
      - CF19.46.53.reg
      - CF19.46.54.reg
      - CF19.46.55.reg
      - CF19.46.56.reg
      - CF19.46.57.reg
      - CF19.46.58.reg
      - CF19.46.59.reg
      - CF19.46.60.reg
      - CF19.46.61.reg
      - CF19.46.62.reg
      - CF19.46.63.reg
  - RegisterClassName: CF19.47.regclass
    Registers:
      - CF19.47.0.reg
      - CF19.47.1.reg
      - CF19.47.2.reg
      - CF19.47.3.reg
      - CF19.47.4.reg
      - CF19.47.5.reg
      - CF19.47.6.reg
      - CF19.47.7.reg
      - CF19.47.8.reg
      - CF19.47.9.reg
      - CF19.47.10.reg
      - CF19.47.11.reg
      - CF19.47.12.reg
      - CF19.47.13.reg
      - CF19.47.14.reg
      - CF19.47.15.reg
      - CF19.47.16.reg
      - CF19.47.17.reg
      - CF19.47.18.reg
      - CF19.47.19.reg
      - CF19.47.20.reg
      - CF19.47.21.reg
      - CF19.47.22.reg
      - CF19.47.23.reg
      - CF19.47.24.reg
      - CF19.47.25.reg
      - CF19.47.26.reg
      - CF19.47.27.reg
      - CF19.47.28.reg
      - CF19.47.29.reg
      - CF19.47.30.reg
      - CF19.47.31.reg
      - CF19.47.32.reg
      - CF19.47.33.reg
      - CF19.47.34.reg
      - CF19.47.35.reg
      - CF19.47.36.reg
      - CF19.47.37.reg
      - CF19.47.38.reg
      - CF19.47.39.reg
      - CF19.47.40.reg
      - CF19.47.41.reg
      - CF19.47.42.reg
      - CF19.47.43.reg
      - CF19.47.44.reg
      - CF19.47.45.reg
      - CF19.47.46.reg
      - CF19.47.47.reg
      - CF19.47.48.reg
      - CF19.47.49.reg
      - CF19.47.50.reg
      - CF19.47.51.reg
      - CF19.47.52.reg
      - CF19.47.53.reg
      - CF19.47.54.reg
      - CF19.47.55.reg
      - CF19.47.56.reg
      - CF19.47.57.reg
      - CF19.47.58.reg
      - CF19.47.59.reg
      - CF19.47.60.reg
      - CF19.47.61.reg
      - CF19.47.62.reg
      - CF19.47.63.reg
  - RegisterClassName: CF19.48.regclass
    Registers:
      - CF19.48.0.reg
      - CF19.48.1.reg
      - CF19.48.2.reg
      - CF19.48.3.reg
      - CF19.48.4.reg
      - CF19.48.5.reg
      - CF19.48.6.reg
      - CF19.48.7.reg
      - CF19.48.8.reg
      - CF19.48.9.reg
      - CF19.48.10.reg
      - CF19.48.11.reg
      - CF19.48.12.reg
      - CF19.48.13.reg
      - CF19.48.14.reg
      - CF19.48.15.reg
      - CF19.48.16.reg
      - CF19.48.17.reg
      - CF19.48.18.reg
      - CF19.48.19.reg
      - CF19.48.20.reg
      - CF19.48.21.reg
      - CF19.48.22.reg
      - CF19.48.23.reg
      - CF19.48.24.reg
      - CF19.48.25.reg
      - CF19.48.26.reg
      - CF19.48.27.reg
      - CF19.48.28.reg
      - CF19.48.29.reg
      - CF19.48.30.reg
      - CF19.48.31.reg
      - CF19.48.32.reg
      - CF19.48.33.reg
      - CF19.48.34.reg
      - CF19.48.35.reg
      - CF19.48.36.reg
      - CF19.48.37.reg
      - CF19.48.38.reg
      - CF19.48.39.reg
      - CF19.48.40.reg
      - CF19.48.41.reg
      - CF19.48.42.reg
      - CF19.48.43.reg
      - CF19.48.44.reg
      - CF19.48.45.reg
      - CF19.48.46.reg
      - CF19.48.47.reg
      - CF19.48.48.reg
      - CF19.48.49.reg
      - CF19.48.50.reg
      - CF19.48.51.reg
      - CF19.48.52.reg
      - CF19.48.53.reg
      - CF19.48.54.reg
      - CF19.48.55.reg
      - CF19.48.56.reg
      - CF19.48.57.reg
      - CF19.48.58.reg
      - CF19.48.59.reg
      - CF19.48.60.reg
      - CF19.48.61.reg
      - CF19.48.62.reg
      - CF19.48.63.reg
  - RegisterClassName: CF19.49.regclass
    Registers:
      - CF19.49.0.reg
      - CF19.49.1.reg
      - CF19.49.2.reg
      - CF19.49.3.reg
      - CF19.49.4.reg
      - CF19.49.5.reg
      - CF19.49.6.reg
      - CF19.49.7.reg
      - CF19.49.8.reg
      - CF19.49.9.reg
      - CF19.49.10.reg
      - CF19.49.11.reg
      - CF19.49.12.reg
      - CF19.49.13.reg
      - CF19.49.14.reg
      - CF19.49.15.reg
      - CF19.49.16.reg
      - CF19.49.17.reg
      - CF19.49.18.reg
      - CF19.49.19.reg
      - CF19.49.20.reg
      - CF19.49.21.reg
      - CF19.49.22.reg
      - CF19.49.23.reg
      - CF19.49.24.reg
      - CF19.49.25.reg
      - CF19.49.26.reg
      - CF19.49.27.reg
      - CF19.49.28.reg
      - CF19.49.29.reg
      - CF19.49.30.reg
      - CF19.49.31.reg
      - CF19.49.32.reg
      - CF19.49.33.reg
      - CF19.49.34.reg
      - CF19.49.35.reg
      - CF19.49.36.reg
      - CF19.49.37.reg
      - CF19.49.38.reg
      - CF19.49.39.reg
      - CF19.49.40.reg
      - CF19.49.41.reg
      - CF19.49.42.reg
      - CF19.49.43.reg
      - CF19.49.44.reg
      - CF19.49.45.reg
      - CF19.49.46.reg
      - CF19.49.47.reg
      - CF19.49.48.reg
      - CF19.49.49.reg
      - CF19.49.50.reg
      - CF19.49.51.reg
      - CF19.49.52.reg
      - CF19.49.53.reg
      - CF19.49.54.reg
      - CF19.49.55.reg
      - CF19.49.56.reg
      - CF19.49.57.reg
      - CF19.49.58.reg
      - CF19.49.59.reg
      - CF19.49.60.reg
      - CF19.49.61.reg
      - CF19.49.62.reg
      - CF19.49.63.reg
  - RegisterClassName: CF19.50.regclass
    Registers:
      - CF19.50.0.reg
      - CF19.50.1.reg
      - CF19.50.2.reg
      - CF19.50.3.reg
      - CF19.50.4.reg
      - CF19.50.5.reg
      - CF19.50.6.reg
      - CF19.50.7.reg
      - CF19.50.8.reg
      - CF19.50.9.reg
      - CF19.50.10.reg
      - CF19.50.11.reg
      - CF19.50.12.reg
      - CF19.50.13.reg
      - CF19.50.14.reg
      - CF19.50.15.reg
      - CF19.50.16.reg
      - CF19.50.17.reg
      - CF19.50.18.reg
      - CF19.50.19.reg
      - CF19.50.20.reg
      - CF19.50.21.reg
      - CF19.50.22.reg
      - CF19.50.23.reg
      - CF19.50.24.reg
      - CF19.50.25.reg
      - CF19.50.26.reg
      - CF19.50.27.reg
      - CF19.50.28.reg
      - CF19.50.29.reg
      - CF19.50.30.reg
      - CF19.50.31.reg
      - CF19.50.32.reg
      - CF19.50.33.reg
      - CF19.50.34.reg
      - CF19.50.35.reg
      - CF19.50.36.reg
      - CF19.50.37.reg
      - CF19.50.38.reg
      - CF19.50.39.reg
      - CF19.50.40.reg
      - CF19.50.41.reg
      - CF19.50.42.reg
      - CF19.50.43.reg
      - CF19.50.44.reg
      - CF19.50.45.reg
      - CF19.50.46.reg
      - CF19.50.47.reg
      - CF19.50.48.reg
      - CF19.50.49.reg
      - CF19.50.50.reg
      - CF19.50.51.reg
      - CF19.50.52.reg
      - CF19.50.53.reg
      - CF19.50.54.reg
      - CF19.50.55.reg
      - CF19.50.56.reg
      - CF19.50.57.reg
      - CF19.50.58.reg
      - CF19.50.59.reg
      - CF19.50.60.reg
      - CF19.50.61.reg
      - CF19.50.62.reg
      - CF19.50.63.reg
  - RegisterClassName: CF19.51.regclass
    Registers:
      - CF19.51.0.reg
      - CF19.51.1.reg
      - CF19.51.2.reg
      - CF19.51.3.reg
      - CF19.51.4.reg
      - CF19.51.5.reg
      - CF19.51.6.reg
      - CF19.51.7.reg
      - CF19.51.8.reg
      - CF19.51.9.reg
      - CF19.51.10.reg
      - CF19.51.11.reg
      - CF19.51.12.reg
      - CF19.51.13.reg
      - CF19.51.14.reg
      - CF19.51.15.reg
      - CF19.51.16.reg
      - CF19.51.17.reg
      - CF19.51.18.reg
      - CF19.51.19.reg
      - CF19.51.20.reg
      - CF19.51.21.reg
      - CF19.51.22.reg
      - CF19.51.23.reg
      - CF19.51.24.reg
      - CF19.51.25.reg
      - CF19.51.26.reg
      - CF19.51.27.reg
      - CF19.51.28.reg
      - CF19.51.29.reg
      - CF19.51.30.reg
      - CF19.51.31.reg
      - CF19.51.32.reg
      - CF19.51.33.reg
      - CF19.51.34.reg
      - CF19.51.35.reg
      - CF19.51.36.reg
      - CF19.51.37.reg
      - CF19.51.38.reg
      - CF19.51.39.reg
      - CF19.51.40.reg
      - CF19.51.41.reg
      - CF19.51.42.reg
      - CF19.51.43.reg
      - CF19.51.44.reg
      - CF19.51.45.reg
      - CF19.51.46.reg
      - CF19.51.47.reg
      - CF19.51.48.reg
      - CF19.51.49.reg
      - CF19.51.50.reg
      - CF19.51.51.reg
      - CF19.51.52.reg
      - CF19.51.53.reg
      - CF19.51.54.reg
      - CF19.51.55.reg
      - CF19.51.56.reg
      - CF19.51.57.reg
      - CF19.51.58.reg
      - CF19.51.59.reg
      - CF19.51.60.reg
      - CF19.51.61.reg
      - CF19.51.62.reg
      - CF19.51.63.reg
  - RegisterClassName: CF19.52.regclass
    Registers:
      - CF19.52.0.reg
      - CF19.52.1.reg
      - CF19.52.2.reg
      - CF19.52.3.reg
      - CF19.52.4.reg
      - CF19.52.5.reg
      - CF19.52.6.reg
      - CF19.52.7.reg
      - CF19.52.8.reg
      - CF19.52.9.reg
      - CF19.52.10.reg
      - CF19.52.11.reg
      - CF19.52.12.reg
      - CF19.52.13.reg
      - CF19.52.14.reg
      - CF19.52.15.reg
      - CF19.52.16.reg
      - CF19.52.17.reg
      - CF19.52.18.reg
      - CF19.52.19.reg
      - CF19.52.20.reg
      - CF19.52.21.reg
      - CF19.52.22.reg
      - CF19.52.23.reg
      - CF19.52.24.reg
      - CF19.52.25.reg
      - CF19.52.26.reg
      - CF19.52.27.reg
      - CF19.52.28.reg
      - CF19.52.29.reg
      - CF19.52.30.reg
      - CF19.52.31.reg
      - CF19.52.32.reg
      - CF19.52.33.reg
      - CF19.52.34.reg
      - CF19.52.35.reg
      - CF19.52.36.reg
      - CF19.52.37.reg
      - CF19.52.38.reg
      - CF19.52.39.reg
      - CF19.52.40.reg
      - CF19.52.41.reg
      - CF19.52.42.reg
      - CF19.52.43.reg
      - CF19.52.44.reg
      - CF19.52.45.reg
      - CF19.52.46.reg
      - CF19.52.47.reg
      - CF19.52.48.reg
      - CF19.52.49.reg
      - CF19.52.50.reg
      - CF19.52.51.reg
      - CF19.52.52.reg
      - CF19.52.53.reg
      - CF19.52.54.reg
      - CF19.52.55.reg
      - CF19.52.56.reg
      - CF19.52.57.reg
      - CF19.52.58.reg
      - CF19.52.59.reg
      - CF19.52.60.reg
      - CF19.52.61.reg
      - CF19.52.62.reg
      - CF19.52.63.reg
  - RegisterClassName: CF19.53.regclass
    Registers:
      - CF19.53.0.reg
      - CF19.53.1.reg
      - CF19.53.2.reg
      - CF19.53.3.reg
      - CF19.53.4.reg
      - CF19.53.5.reg
      - CF19.53.6.reg
      - CF19.53.7.reg
      - CF19.53.8.reg
      - CF19.53.9.reg
      - CF19.53.10.reg
      - CF19.53.11.reg
      - CF19.53.12.reg
      - CF19.53.13.reg
      - CF19.53.14.reg
      - CF19.53.15.reg
      - CF19.53.16.reg
      - CF19.53.17.reg
      - CF19.53.18.reg
      - CF19.53.19.reg
      - CF19.53.20.reg
      - CF19.53.21.reg
      - CF19.53.22.reg
      - CF19.53.23.reg
      - CF19.53.24.reg
      - CF19.53.25.reg
      - CF19.53.26.reg
      - CF19.53.27.reg
      - CF19.53.28.reg
      - CF19.53.29.reg
      - CF19.53.30.reg
      - CF19.53.31.reg
      - CF19.53.32.reg
      - CF19.53.33.reg
      - CF19.53.34.reg
      - CF19.53.35.reg
      - CF19.53.36.reg
      - CF19.53.37.reg
      - CF19.53.38.reg
      - CF19.53.39.reg
      - CF19.53.40.reg
      - CF19.53.41.reg
      - CF19.53.42.reg
      - CF19.53.43.reg
      - CF19.53.44.reg
      - CF19.53.45.reg
      - CF19.53.46.reg
      - CF19.53.47.reg
      - CF19.53.48.reg
      - CF19.53.49.reg
      - CF19.53.50.reg
      - CF19.53.51.reg
      - CF19.53.52.reg
      - CF19.53.53.reg
      - CF19.53.54.reg
      - CF19.53.55.reg
      - CF19.53.56.reg
      - CF19.53.57.reg
      - CF19.53.58.reg
      - CF19.53.59.reg
      - CF19.53.60.reg
      - CF19.53.61.reg
      - CF19.53.62.reg
      - CF19.53.63.reg
  - RegisterClassName: CF19.54.regclass
    Registers:
      - CF19.54.0.reg
      - CF19.54.1.reg
      - CF19.54.2.reg
      - CF19.54.3.reg
      - CF19.54.4.reg
      - CF19.54.5.reg
      - CF19.54.6.reg
      - CF19.54.7.reg
      - CF19.54.8.reg
      - CF19.54.9.reg
      - CF19.54.10.reg
      - CF19.54.11.reg
      - CF19.54.12.reg
      - CF19.54.13.reg
      - CF19.54.14.reg
      - CF19.54.15.reg
      - CF19.54.16.reg
      - CF19.54.17.reg
      - CF19.54.18.reg
      - CF19.54.19.reg
      - CF19.54.20.reg
      - CF19.54.21.reg
      - CF19.54.22.reg
      - CF19.54.23.reg
      - CF19.54.24.reg
      - CF19.54.25.reg
      - CF19.54.26.reg
      - CF19.54.27.reg
      - CF19.54.28.reg
      - CF19.54.29.reg
      - CF19.54.30.reg
      - CF19.54.31.reg
      - CF19.54.32.reg
      - CF19.54.33.reg
      - CF19.54.34.reg
      - CF19.54.35.reg
      - CF19.54.36.reg
      - CF19.54.37.reg
      - CF19.54.38.reg
      - CF19.54.39.reg
      - CF19.54.40.reg
      - CF19.54.41.reg
      - CF19.54.42.reg
      - CF19.54.43.reg
      - CF19.54.44.reg
      - CF19.54.45.reg
      - CF19.54.46.reg
      - CF19.54.47.reg
      - CF19.54.48.reg
      - CF19.54.49.reg
      - CF19.54.50.reg
      - CF19.54.51.reg
      - CF19.54.52.reg
      - CF19.54.53.reg
      - CF19.54.54.reg
      - CF19.54.55.reg
      - CF19.54.56.reg
      - CF19.54.57.reg
      - CF19.54.58.reg
      - CF19.54.59.reg
      - CF19.54.60.reg
      - CF19.54.61.reg
      - CF19.54.62.reg
      - CF19.54.63.reg
  - RegisterClassName: CF19.55.regclass
    Registers:
      - CF19.55.0.reg
      - CF19.55.1.reg
      - CF19.55.2.reg
      - CF19.55.3.reg
      - CF19.55.4.reg
      - CF19.55.5.reg
      - CF19.55.6.reg
      - CF19.55.7.reg
      - CF19.55.8.reg
      - CF19.55.9.reg
      - CF19.55.10.reg
      - CF19.55.11.reg
      - CF19.55.12.reg
      - CF19.55.13.reg
      - CF19.55.14.reg
      - CF19.55.15.reg
      - CF19.55.16.reg
      - CF19.55.17.reg
      - CF19.55.18.reg
      - CF19.55.19.reg
      - CF19.55.20.reg
      - CF19.55.21.reg
      - CF19.55.22.reg
      - CF19.55.23.reg
      - CF19.55.24.reg
      - CF19.55.25.reg
      - CF19.55.26.reg
      - CF19.55.27.reg
      - CF19.55.28.reg
      - CF19.55.29.reg
      - CF19.55.30.reg
      - CF19.55.31.reg
      - CF19.55.32.reg
      - CF19.55.33.reg
      - CF19.55.34.reg
      - CF19.55.35.reg
      - CF19.55.36.reg
      - CF19.55.37.reg
      - CF19.55.38.reg
      - CF19.55.39.reg
      - CF19.55.40.reg
      - CF19.55.41.reg
      - CF19.55.42.reg
      - CF19.55.43.reg
      - CF19.55.44.reg
      - CF19.55.45.reg
      - CF19.55.46.reg
      - CF19.55.47.reg
      - CF19.55.48.reg
      - CF19.55.49.reg
      - CF19.55.50.reg
      - CF19.55.51.reg
      - CF19.55.52.reg
      - CF19.55.53.reg
      - CF19.55.54.reg
      - CF19.55.55.reg
      - CF19.55.56.reg
      - CF19.55.57.reg
      - CF19.55.58.reg
      - CF19.55.59.reg
      - CF19.55.60.reg
      - CF19.55.61.reg
      - CF19.55.62.reg
      - CF19.55.63.reg
  - RegisterClassName: CF19.56.regclass
    Registers:
      - CF19.56.0.reg
      - CF19.56.1.reg
      - CF19.56.2.reg
      - CF19.56.3.reg
      - CF19.56.4.reg
      - CF19.56.5.reg
      - CF19.56.6.reg
      - CF19.56.7.reg
      - CF19.56.8.reg
      - CF19.56.9.reg
      - CF19.56.10.reg
      - CF19.56.11.reg
      - CF19.56.12.reg
      - CF19.56.13.reg
      - CF19.56.14.reg
      - CF19.56.15.reg
      - CF19.56.16.reg
      - CF19.56.17.reg
      - CF19.56.18.reg
      - CF19.56.19.reg
      - CF19.56.20.reg
      - CF19.56.21.reg
      - CF19.56.22.reg
      - CF19.56.23.reg
      - CF19.56.24.reg
      - CF19.56.25.reg
      - CF19.56.26.reg
      - CF19.56.27.reg
      - CF19.56.28.reg
      - CF19.56.29.reg
      - CF19.56.30.reg
      - CF19.56.31.reg
      - CF19.56.32.reg
      - CF19.56.33.reg
      - CF19.56.34.reg
      - CF19.56.35.reg
      - CF19.56.36.reg
      - CF19.56.37.reg
      - CF19.56.38.reg
      - CF19.56.39.reg
      - CF19.56.40.reg
      - CF19.56.41.reg
      - CF19.56.42.reg
      - CF19.56.43.reg
      - CF19.56.44.reg
      - CF19.56.45.reg
      - CF19.56.46.reg
      - CF19.56.47.reg
      - CF19.56.48.reg
      - CF19.56.49.reg
      - CF19.56.50.reg
      - CF19.56.51.reg
      - CF19.56.52.reg
      - CF19.56.53.reg
      - CF19.56.54.reg
      - CF19.56.55.reg
      - CF19.56.56.reg
      - CF19.56.57.reg
      - CF19.56.58.reg
      - CF19.56.59.reg
      - CF19.56.60.reg
      - CF19.56.61.reg
      - CF19.56.62.reg
      - CF19.56.63.reg
  - RegisterClassName: CF19.57.regclass
    Registers:
      - CF19.57.0.reg
      - CF19.57.1.reg
      - CF19.57.2.reg
      - CF19.57.3.reg
      - CF19.57.4.reg
      - CF19.57.5.reg
      - CF19.57.6.reg
      - CF19.57.7.reg
      - CF19.57.8.reg
      - CF19.57.9.reg
      - CF19.57.10.reg
      - CF19.57.11.reg
      - CF19.57.12.reg
      - CF19.57.13.reg
      - CF19.57.14.reg
      - CF19.57.15.reg
      - CF19.57.16.reg
      - CF19.57.17.reg
      - CF19.57.18.reg
      - CF19.57.19.reg
      - CF19.57.20.reg
      - CF19.57.21.reg
      - CF19.57.22.reg
      - CF19.57.23.reg
      - CF19.57.24.reg
      - CF19.57.25.reg
      - CF19.57.26.reg
      - CF19.57.27.reg
      - CF19.57.28.reg
      - CF19.57.29.reg
      - CF19.57.30.reg
      - CF19.57.31.reg
      - CF19.57.32.reg
      - CF19.57.33.reg
      - CF19.57.34.reg
      - CF19.57.35.reg
      - CF19.57.36.reg
      - CF19.57.37.reg
      - CF19.57.38.reg
      - CF19.57.39.reg
      - CF19.57.40.reg
      - CF19.57.41.reg
      - CF19.57.42.reg
      - CF19.57.43.reg
      - CF19.57.44.reg
      - CF19.57.45.reg
      - CF19.57.46.reg
      - CF19.57.47.reg
      - CF19.57.48.reg
      - CF19.57.49.reg
      - CF19.57.50.reg
      - CF19.57.51.reg
      - CF19.57.52.reg
      - CF19.57.53.reg
      - CF19.57.54.reg
      - CF19.57.55.reg
      - CF19.57.56.reg
      - CF19.57.57.reg
      - CF19.57.58.reg
      - CF19.57.59.reg
      - CF19.57.60.reg
      - CF19.57.61.reg
      - CF19.57.62.reg
      - CF19.57.63.reg
  - RegisterClassName: CF19.58.regclass
    Registers:
      - CF19.58.0.reg
      - CF19.58.1.reg
      - CF19.58.2.reg
      - CF19.58.3.reg
      - CF19.58.4.reg
      - CF19.58.5.reg
      - CF19.58.6.reg
      - CF19.58.7.reg
      - CF19.58.8.reg
      - CF19.58.9.reg
      - CF19.58.10.reg
      - CF19.58.11.reg
      - CF19.58.12.reg
      - CF19.58.13.reg
      - CF19.58.14.reg
      - CF19.58.15.reg
      - CF19.58.16.reg
      - CF19.58.17.reg
      - CF19.58.18.reg
      - CF19.58.19.reg
      - CF19.58.20.reg
      - CF19.58.21.reg
      - CF19.58.22.reg
      - CF19.58.23.reg
      - CF19.58.24.reg
      - CF19.58.25.reg
      - CF19.58.26.reg
      - CF19.58.27.reg
      - CF19.58.28.reg
      - CF19.58.29.reg
      - CF19.58.30.reg
      - CF19.58.31.reg
      - CF19.58.32.reg
      - CF19.58.33.reg
      - CF19.58.34.reg
      - CF19.58.35.reg
      - CF19.58.36.reg
      - CF19.58.37.reg
      - CF19.58.38.reg
      - CF19.58.39.reg
      - CF19.58.40.reg
      - CF19.58.41.reg
      - CF19.58.42.reg
      - CF19.58.43.reg
      - CF19.58.44.reg
      - CF19.58.45.reg
      - CF19.58.46.reg
      - CF19.58.47.reg
      - CF19.58.48.reg
      - CF19.58.49.reg
      - CF19.58.50.reg
      - CF19.58.51.reg
      - CF19.58.52.reg
      - CF19.58.53.reg
      - CF19.58.54.reg
      - CF19.58.55.reg
      - CF19.58.56.reg
      - CF19.58.57.reg
      - CF19.58.58.reg
      - CF19.58.59.reg
      - CF19.58.60.reg
      - CF19.58.61.reg
      - CF19.58.62.reg
      - CF19.58.63.reg
  - RegisterClassName: CF19.59.regclass
    Registers:
      - CF19.59.0.reg
      - CF19.59.1.reg
      - CF19.59.2.reg
      - CF19.59.3.reg
      - CF19.59.4.reg
      - CF19.59.5.reg
      - CF19.59.6.reg
      - CF19.59.7.reg
      - CF19.59.8.reg
      - CF19.59.9.reg
      - CF19.59.10.reg
      - CF19.59.11.reg
      - CF19.59.12.reg
      - CF19.59.13.reg
      - CF19.59.14.reg
      - CF19.59.15.reg
      - CF19.59.16.reg
      - CF19.59.17.reg
      - CF19.59.18.reg
      - CF19.59.19.reg
      - CF19.59.20.reg
      - CF19.59.21.reg
      - CF19.59.22.reg
      - CF19.59.23.reg
      - CF19.59.24.reg
      - CF19.59.25.reg
      - CF19.59.26.reg
      - CF19.59.27.reg
      - CF19.59.28.reg
      - CF19.59.29.reg
      - CF19.59.30.reg
      - CF19.59.31.reg
      - CF19.59.32.reg
      - CF19.59.33.reg
      - CF19.59.34.reg
      - CF19.59.35.reg
      - CF19.59.36.reg
      - CF19.59.37.reg
      - CF19.59.38.reg
      - CF19.59.39.reg
      - CF19.59.40.reg
      - CF19.59.41.reg
      - CF19.59.42.reg
      - CF19.59.43.reg
      - CF19.59.44.reg
      - CF19.59.45.reg
      - CF19.59.46.reg
      - CF19.59.47.reg
      - CF19.59.48.reg
      - CF19.59.49.reg
      - CF19.59.50.reg
      - CF19.59.51.reg
      - CF19.59.52.reg
      - CF19.59.53.reg
      - CF19.59.54.reg
      - CF19.59.55.reg
      - CF19.59.56.reg
      - CF19.59.57.reg
      - CF19.59.58.reg
      - CF19.59.59.reg
      - CF19.59.60.reg
      - CF19.59.61.reg
      - CF19.59.62.reg
      - CF19.59.63.reg
  - RegisterClassName: CF19.60.regclass
    Registers:
      - CF19.60.0.reg
      - CF19.60.1.reg
      - CF19.60.2.reg
      - CF19.60.3.reg
      - CF19.60.4.reg
      - CF19.60.5.reg
      - CF19.60.6.reg
      - CF19.60.7.reg
      - CF19.60.8.reg
      - CF19.60.9.reg
      - CF19.60.10.reg
      - CF19.60.11.reg
      - CF19.60.12.reg
      - CF19.60.13.reg
      - CF19.60.14.reg
      - CF19.60.15.reg
      - CF19.60.16.reg
      - CF19.60.17.reg
      - CF19.60.18.reg
      - CF19.60.19.reg
      - CF19.60.20.reg
      - CF19.60.21.reg
      - CF19.60.22.reg
      - CF19.60.23.reg
      - CF19.60.24.reg
      - CF19.60.25.reg
      - CF19.60.26.reg
      - CF19.60.27.reg
      - CF19.60.28.reg
      - CF19.60.29.reg
      - CF19.60.30.reg
      - CF19.60.31.reg
      - CF19.60.32.reg
      - CF19.60.33.reg
      - CF19.60.34.reg
      - CF19.60.35.reg
      - CF19.60.36.reg
      - CF19.60.37.reg
      - CF19.60.38.reg
      - CF19.60.39.reg
      - CF19.60.40.reg
      - CF19.60.41.reg
      - CF19.60.42.reg
      - CF19.60.43.reg
      - CF19.60.44.reg
      - CF19.60.45.reg
      - CF19.60.46.reg
      - CF19.60.47.reg
      - CF19.60.48.reg
      - CF19.60.49.reg
      - CF19.60.50.reg
      - CF19.60.51.reg
      - CF19.60.52.reg
      - CF19.60.53.reg
      - CF19.60.54.reg
      - CF19.60.55.reg
      - CF19.60.56.reg
      - CF19.60.57.reg
      - CF19.60.58.reg
      - CF19.60.59.reg
      - CF19.60.60.reg
      - CF19.60.61.reg
      - CF19.60.62.reg
      - CF19.60.63.reg
  - RegisterClassName: CF19.61.regclass
    Registers:
      - CF19.61.0.reg
      - CF19.61.1.reg
      - CF19.61.2.reg
      - CF19.61.3.reg
      - CF19.61.4.reg
      - CF19.61.5.reg
      - CF19.61.6.reg
      - CF19.61.7.reg
      - CF19.61.8.reg
      - CF19.61.9.reg
      - CF19.61.10.reg
      - CF19.61.11.reg
      - CF19.61.12.reg
      - CF19.61.13.reg
      - CF19.61.14.reg
      - CF19.61.15.reg
      - CF19.61.16.reg
      - CF19.61.17.reg
      - CF19.61.18.reg
      - CF19.61.19.reg
      - CF19.61.20.reg
      - CF19.61.21.reg
      - CF19.61.22.reg
      - CF19.61.23.reg
      - CF19.61.24.reg
      - CF19.61.25.reg
      - CF19.61.26.reg
      - CF19.61.27.reg
      - CF19.61.28.reg
      - CF19.61.29.reg
      - CF19.61.30.reg
      - CF19.61.31.reg
      - CF19.61.32.reg
      - CF19.61.33.reg
      - CF19.61.34.reg
      - CF19.61.35.reg
      - CF19.61.36.reg
      - CF19.61.37.reg
      - CF19.61.38.reg
      - CF19.61.39.reg
      - CF19.61.40.reg
      - CF19.61.41.reg
      - CF19.61.42.reg
      - CF19.61.43.reg
      - CF19.61.44.reg
      - CF19.61.45.reg
      - CF19.61.46.reg
      - CF19.61.47.reg
      - CF19.61.48.reg
      - CF19.61.49.reg
      - CF19.61.50.reg
      - CF19.61.51.reg
      - CF19.61.52.reg
      - CF19.61.53.reg
      - CF19.61.54.reg
      - CF19.61.55.reg
      - CF19.61.56.reg
      - CF19.61.57.reg
      - CF19.61.58.reg
      - CF19.61.59.reg
      - CF19.61.60.reg
      - CF19.61.61.reg
      - CF19.61.62.reg
      - CF19.61.63.reg
  - RegisterClassName: CF19.62.regclass
    Registers:
      - CF19.62.0.reg
      - CF19.62.1.reg
      - CF19.62.2.reg
      - CF19.62.3.reg
      - CF19.62.4.reg
      - CF19.62.5.reg
      - CF19.62.6.reg
      - CF19.62.7.reg
      - CF19.62.8.reg
      - CF19.62.9.reg
      - CF19.62.10.reg
      - CF19.62.11.reg
      - CF19.62.12.reg
      - CF19.62.13.reg
      - CF19.62.14.reg
      - CF19.62.15.reg
      - CF19.62.16.reg
      - CF19.62.17.reg
      - CF19.62.18.reg
      - CF19.62.19.reg
      - CF19.62.20.reg
      - CF19.62.21.reg
      - CF19.62.22.reg
      - CF19.62.23.reg
      - CF19.62.24.reg
      - CF19.62.25.reg
      - CF19.62.26.reg
      - CF19.62.27.reg
      - CF19.62.28.reg
      - CF19.62.29.reg
      - CF19.62.30.reg
      - CF19.62.31.reg
      - CF19.62.32.reg
      - CF19.62.33.reg
      - CF19.62.34.reg
      - CF19.62.35.reg
      - CF19.62.36.reg
      - CF19.62.37.reg
      - CF19.62.38.reg
      - CF19.62.39.reg
      - CF19.62.40.reg
      - CF19.62.41.reg
      - CF19.62.42.reg
      - CF19.62.43.reg
      - CF19.62.44.reg
      - CF19.62.45.reg
      - CF19.62.46.reg
      - CF19.62.47.reg
      - CF19.62.48.reg
      - CF19.62.49.reg
      - CF19.62.50.reg
      - CF19.62.51.reg
      - CF19.62.52.reg
      - CF19.62.53.reg
      - CF19.62.54.reg
      - CF19.62.55.reg
      - CF19.62.56.reg
      - CF19.62.57.reg
      - CF19.62.58.reg
      - CF19.62.59.reg
      - CF19.62.60.reg
      - CF19.62.61.reg
      - CF19.62.62.reg
      - CF19.62.63.reg
  - RegisterClassName: CF19.63.regclass
    Registers:
      - CF19.63.0.reg
      - CF19.63.1.reg
      - CF19.63.2.reg
      - CF19.63.3.reg
      - CF19.63.4.reg
      - CF19.63.5.reg
      - CF19.63.6.reg
      - CF19.63.7.reg
      - CF19.63.8.reg
      - CF19.63.9.reg
      - CF19.63.10.reg
      - CF19.63.11.reg
      - CF19.63.12.reg
      - CF19.63.13.reg
      - CF19.63.14.reg
      - CF19.63.15.reg
      - CF19.63.16.reg
      - CF19.63.17.reg
      - CF19.63.18.reg
      - CF19.63.19.reg
      - CF19.63.20.reg
      - CF19.63.21.reg
      - CF19.63.22.reg
      - CF19.63.23.reg
      - CF19.63.24.reg
      - CF19.63.25.reg
      - CF19.63.26.reg
      - CF19.63.27.reg
      - CF19.63.28.reg
      - CF19.63.29.reg
      - CF19.63.30.reg
      - CF19.63.31.reg
      - CF19.63.32.reg
      - CF19.63.33.reg
      - CF19.63.34.reg
      - CF19.63.35.reg
      - CF19.63.36.reg
      - CF19.63.37.reg
      - CF19.63.38.reg
      - CF19.63.39.reg
      - CF19.63.40.reg
      - CF19.63.41.reg
      - CF19.63.42.reg
      - CF19.63.43.reg
      - CF19.63.44.reg
      - CF19.63.45.reg
      - CF19.63.46.reg
      - CF19.63.47.reg
      - CF19.63.48.reg
      - CF19.63.49.reg
      - CF19.63.50.reg
      - CF19.63.51.reg
      - CF19.63.52.reg
      - CF19.63.53.reg
      - CF19.63.54.reg
      - CF19.63.55.reg
      - CF19.63.56.reg
      - CF19.63.57.reg
      - CF19.63.58.reg
      - CF19.63.59.reg
      - CF19.63.60.reg
      - CF19.63.61.reg
      - CF19.63.62.reg
      - CF19.63.63.reg
  - RegisterClassName: CF19.64.regclass
    Registers:
      - CF19.64.0.reg
      - CF19.64.1.reg
      - CF19.64.2.reg
      - CF19.64.3.reg
      - CF19.64.4.reg
      - CF19.64.5.reg
      - CF19.64.6.reg
      - CF19.64.7.reg
      - CF19.64.8.reg
      - CF19.64.9.reg
      - CF19.64.10.reg
      - CF19.64.11.reg
      - CF19.64.12.reg
      - CF19.64.13.reg
      - CF19.64.14.reg
      - CF19.64.15.reg
      - CF19.64.16.reg
      - CF19.64.17.reg
      - CF19.64.18.reg
      - CF19.64.19.reg
      - CF19.64.20.reg
      - CF19.64.21.reg
      - CF19.64.22.reg
      - CF19.64.23.reg
      - CF19.64.24.reg
      - CF19.64.25.reg
      - CF19.64.26.reg
      - CF19.64.27.reg
      - CF19.64.28.reg
      - CF19.64.29.reg
      - CF19.64.30.reg
      - CF19.64.31.reg
      - CF19.64.32.reg
      - CF19.64.33.reg
      - CF19.64.34.reg
      - CF19.64.35.reg
      - CF19.64.36.reg
      - CF19.64.37.reg
      - CF19.64.38.reg
      - CF19.64.39.reg
      - CF19.64.40.reg
      - CF19.64.41.reg
      - CF19.64.42.reg
      - CF19.64.43.reg
      - CF19.64.44.reg
      - CF19.64.45.reg
      - CF19.64.46.reg
      - CF19.64.47.reg
      - CF19.64.48.reg
      - CF19.64.49.reg
      - CF19.64.50.reg
      - CF19.64.51.reg
      - CF19.64.52.reg
      - CF19.64.53.reg
      - CF19.64.54.reg
      - CF19.64.55.reg
      - CF19.64.56.reg
      - CF19.64.57.reg
      - CF19.64.58.reg
      - CF19.64.59.reg
      - CF19.64.60.reg
      - CF19.64.61.reg
      - CF19.64.62.reg
      - CF19.64.63.reg
  - RegisterClassName: CF19.65.regclass
    Registers:
      - CF19.65.0.reg
      - CF19.65.1.reg
      - CF19.65.2.reg
      - CF19.65.3.reg
      - CF19.65.4.reg
      - CF19.65.5.reg
      - CF19.65.6.reg
      - CF19.65.7.reg
      - CF19.65.8.reg
      - CF19.65.9.reg
      - CF19.65.10.reg
      - CF19.65.11.reg
      - CF19.65.12.reg
      - CF19.65.13.reg
      - CF19.65.14.reg
      - CF19.65.15.reg
      - CF19.65.16.reg
      - CF19.65.17.reg
      - CF19.65.18.reg
      - CF19.65.19.reg
      - CF19.65.20.reg
      - CF19.65.21.reg
      - CF19.65.22.reg
      - CF19.65.23.reg
      - CF19.65.24.reg
      - CF19.65.25.reg
      - CF19.65.26.reg
      - CF19.65.27.reg
      - CF19.65.28.reg
      - CF19.65.29.reg
      - CF19.65.30.reg
      - CF19.65.31.reg
      - CF19.65.32.reg
      - CF19.65.33.reg
      - CF19.65.34.reg
      - CF19.65.35.reg
      - CF19.65.36.reg
      - CF19.65.37.reg
      - CF19.65.38.reg
      - CF19.65.39.reg
      - CF19.65.40.reg
      - CF19.65.41.reg
      - CF19.65.42.reg
      - CF19.65.43.reg
      - CF19.65.44.reg
      - CF19.65.45.reg
      - CF19.65.46.reg
      - CF19.65.47.reg
      - CF19.65.48.reg
      - CF19.65.49.reg
      - CF19.65.50.reg
      - CF19.65.51.reg
      - CF19.65.52.reg
      - CF19.65.53.reg
      - CF19.65.54.reg
      - CF19.65.55.reg
      - CF19.65.56.reg
      - CF19.65.57.reg
      - CF19.65.58.reg
      - CF19.65.59.reg
      - CF19.65.60.reg
      - CF19.65.61.reg
      - CF19.65.62.reg
      - CF19.65.63.reg
  - RegisterClassName: CF19.66.regclass
    Registers:
      - CF19.66.0.reg
      - CF19.66.1.reg
      - CF19.66.2.reg
      - CF19.66.3.reg
      - CF19.66.4.reg
      - CF19.66.5.reg
      - CF19.66.6.reg
      - CF19.66.7.reg
      - CF19.66.8.reg
      - CF19.66.9.reg
      - CF19.66.10.reg
      - CF19.66.11.reg
      - CF19.66.12.reg
      - CF19.66.13.reg
      - CF19.66.14.reg
      - CF19.66.15.reg
      - CF19.66.16.reg
      - CF19.66.17.reg
      - CF19.66.18.reg
      - CF19.66.19.reg
      - CF19.66.20.reg
      - CF19.66.21.reg
      - CF19.66.22.reg
      - CF19.66.23.reg
      - CF19.66.24.reg
      - CF19.66.25.reg
      - CF19.66.26.reg
      - CF19.66.27.reg
      - CF19.66.28.reg
      - CF19.66.29.reg
      - CF19.66.30.reg
      - CF19.66.31.reg
      - CF19.66.32.reg
      - CF19.66.33.reg
      - CF19.66.34.reg
      - CF19.66.35.reg
      - CF19.66.36.reg
      - CF19.66.37.reg
      - CF19.66.38.reg
      - CF19.66.39.reg
      - CF19.66.40.reg
      - CF19.66.41.reg
      - CF19.66.42.reg
      - CF19.66.43.reg
      - CF19.66.44.reg
      - CF19.66.45.reg
      - CF19.66.46.reg
      - CF19.66.47.reg
      - CF19.66.48.reg
      - CF19.66.49.reg
      - CF19.66.50.reg
      - CF19.66.51.reg
      - CF19.66.52.reg
      - CF19.66.53.reg
      - CF19.66.54.reg
      - CF19.66.55.reg
      - CF19.66.56.reg
      - CF19.66.57.reg
      - CF19.66.58.reg
      - CF19.66.59.reg
      - CF19.66.60.reg
      - CF19.66.61.reg
      - CF19.66.62.reg
      - CF19.66.63.reg
  - RegisterClassName: CF19.67.regclass
    Registers:
      - CF19.67.0.reg
      - CF19.67.1.reg
      - CF19.67.2.reg
      - CF19.67.3.reg
      - CF19.67.4.reg
      - CF19.67.5.reg
      - CF19.67.6.reg
      - CF19.67.7.reg
      - CF19.67.8.reg
      - CF19.67.9.reg
      - CF19.67.10.reg
      - CF19.67.11.reg
      - CF19.67.12.reg
      - CF19.67.13.reg
      - CF19.67.14.reg
      - CF19.67.15.reg
      - CF19.67.16.reg
      - CF19.67.17.reg
      - CF19.67.18.reg
      - CF19.67.19.reg
      - CF19.67.20.reg
      - CF19.67.21.reg
      - CF19.67.22.reg
      - CF19.67.23.reg
      - CF19.67.24.reg
      - CF19.67.25.reg
      - CF19.67.26.reg
      - CF19.67.27.reg
      - CF19.67.28.reg
      - CF19.67.29.reg
      - CF19.67.30.reg
      - CF19.67.31.reg
      - CF19.67.32.reg
      - CF19.67.33.reg
      - CF19.67.34.reg
      - CF19.67.35.reg
      - CF19.67.36.reg
      - CF19.67.37.reg
      - CF19.67.38.reg
      - CF19.67.39.reg
      - CF19.67.40.reg
      - CF19.67.41.reg
      - CF19.67.42.reg
      - CF19.67.43.reg
      - CF19.67.44.reg
      - CF19.67.45.reg
      - CF19.67.46.reg
      - CF19.67.47.reg
      - CF19.67.48.reg
      - CF19.67.49.reg
      - CF19.67.50.reg
      - CF19.67.51.reg
      - CF19.67.52.reg
      - CF19.67.53.reg
      - CF19.67.54.reg
      - CF19.67.55.reg
      - CF19.67.56.reg
      - CF19.67.57.reg
      - CF19.67.58.reg
      - CF19.67.59.reg
      - CF19.67.60.reg
      - CF19.67.61.reg
      - CF19.67.62.reg
      - CF19.67.63.reg
  - RegisterClassName: CF19.68.regclass
    Registers:
      - CF19.68.0.reg
      - CF19.68.1.reg
      - CF19.68.2.reg
      - CF19.68.3.reg
      - CF19.68.4.reg
      - CF19.68.5.reg
      - CF19.68.6.reg
      - CF19.68.7.reg
      - CF19.68.8.reg
      - CF19.68.9.reg
      - CF19.68.10.reg
      - CF19.68.11.reg
      - CF19.68.12.reg
      - CF19.68.13.reg
      - CF19.68.14.reg
      - CF19.68.15.reg
      - CF19.68.16.reg
      - CF19.68.17.reg
      - CF19.68.18.reg
      - CF19.68.19.reg
      - CF19.68.20.reg
      - CF19.68.21.reg
      - CF19.68.22.reg
      - CF19.68.23.reg
      - CF19.68.24.reg
      - CF19.68.25.reg
      - CF19.68.26.reg
      - CF19.68.27.reg
      - CF19.68.28.reg
      - CF19.68.29.reg
      - CF19.68.30.reg
      - CF19.68.31.reg
      - CF19.68.32.reg
      - CF19.68.33.reg
      - CF19.68.34.reg
      - CF19.68.35.reg
      - CF19.68.36.reg
      - CF19.68.37.reg
      - CF19.68.38.reg
      - CF19.68.39.reg
      - CF19.68.40.reg
      - CF19.68.41.reg
      - CF19.68.42.reg
      - CF19.68.43.reg
      - CF19.68.44.reg
      - CF19.68.45.reg
      - CF19.68.46.reg
      - CF19.68.47.reg
      - CF19.68.48.reg
      - CF19.68.49.reg
      - CF19.68.50.reg
      - CF19.68.51.reg
      - CF19.68.52.reg
      - CF19.68.53.reg
      - CF19.68.54.reg
      - CF19.68.55.reg
      - CF19.68.56.reg
      - CF19.68.57.reg
      - CF19.68.58.reg
      - CF19.68.59.reg
      - CF19.68.60.reg
      - CF19.68.61.reg
      - CF19.68.62.reg
      - CF19.68.63.reg
  - RegisterClassName: CF19.69.regclass
    Registers:
      - CF19.69.0.reg
      - CF19.69.1.reg
      - CF19.69.2.reg
      - CF19.69.3.reg
      - CF19.69.4.reg
      - CF19.69.5.reg
      - CF19.69.6.reg
      - CF19.69.7.reg
      - CF19.69.8.reg
      - CF19.69.9.reg
      - CF19.69.10.reg
      - CF19.69.11.reg
      - CF19.69.12.reg
      - CF19.69.13.reg
      - CF19.69.14.reg
      - CF19.69.15.reg
      - CF19.69.16.reg
      - CF19.69.17.reg
      - CF19.69.18.reg
      - CF19.69.19.reg
      - CF19.69.20.reg
      - CF19.69.21.reg
      - CF19.69.22.reg
      - CF19.69.23.reg
      - CF19.69.24.reg
      - CF19.69.25.reg
      - CF19.69.26.reg
      - CF19.69.27.reg
      - CF19.69.28.reg
      - CF19.69.29.reg
      - CF19.69.30.reg
      - CF19.69.31.reg
      - CF19.69.32.reg
      - CF19.69.33.reg
      - CF19.69.34.reg
      - CF19.69.35.reg
      - CF19.69.36.reg
      - CF19.69.37.reg
      - CF19.69.38.reg
      - CF19.69.39.reg
      - CF19.69.40.reg
      - CF19.69.41.reg
      - CF19.69.42.reg
      - CF19.69.43.reg
      - CF19.69.44.reg
      - CF19.69.45.reg
      - CF19.69.46.reg
      - CF19.69.47.reg
      - CF19.69.48.reg
      - CF19.69.49.reg
      - CF19.69.50.reg
      - CF19.69.51.reg
      - CF19.69.52.reg
      - CF19.69.53.reg
      - CF19.69.54.reg
      - CF19.69.55.reg
      - CF19.69.56.reg
      - CF19.69.57.reg
      - CF19.69.58.reg
      - CF19.69.59.reg
      - CF19.69.60.reg
      - CF19.69.61.reg
      - CF19.69.62.reg
      - CF19.69.63.reg
  - RegisterClassName: CF19.70.regclass
    Registers:
      - CF19.70.0.reg
      - CF19.70.1.reg
      - CF19.70.2.reg
      - CF19.70.3.reg
      - CF19.70.4.reg
      - CF19.70.5.reg
      - CF19.70.6.reg
      - CF19.70.7.reg
      - CF19.70.8.reg
      - CF19.70.9.reg
      - CF19.70.10.reg
      - CF19.70.11.reg
      - CF19.70.12.reg
      - CF19.70.13.reg
      - CF19.70.14.reg
      - CF19.70.15.reg
      - CF19.70.16.reg
      - CF19.70.17.reg
      - CF19.70.18.reg
      - CF19.70.19.reg
      - CF19.70.20.reg
      - CF19.70.21.reg
      - CF19.70.22.reg
      - CF19.70.23.reg
      - CF19.70.24.reg
      - CF19.70.25.reg
      - CF19.70.26.reg
      - CF19.70.27.reg
      - CF19.70.28.reg
      - CF19.70.29.reg
      - CF19.70.30.reg
      - CF19.70.31.reg
      - CF19.70.32.reg
      - CF19.70.33.reg
      - CF19.70.34.reg
      - CF19.70.35.reg
      - CF19.70.36.reg
      - CF19.70.37.reg
      - CF19.70.38.reg
      - CF19.70.39.reg
      - CF19.70.40.reg
      - CF19.70.41.reg
      - CF19.70.42.reg
      - CF19.70.43.reg
      - CF19.70.44.reg
      - CF19.70.45.reg
      - CF19.70.46.reg
      - CF19.70.47.reg
      - CF19.70.48.reg
      - CF19.70.49.reg
      - CF19.70.50.reg
      - CF19.70.51.reg
      - CF19.70.52.reg
      - CF19.70.53.reg
      - CF19.70.54.reg
      - CF19.70.55.reg
      - CF19.70.56.reg
      - CF19.70.57.reg
      - CF19.70.58.reg
      - CF19.70.59.reg
      - CF19.70.60.reg
      - CF19.70.61.reg
      - CF19.70.62.reg
      - CF19.70.63.reg
  - RegisterClassName: CF19.71.regclass
    Registers:
      - CF19.71.0.reg
      - CF19.71.1.reg
      - CF19.71.2.reg
      - CF19.71.3.reg
      - CF19.71.4.reg
      - CF19.71.5.reg
      - CF19.71.6.reg
      - CF19.71.7.reg
      - CF19.71.8.reg
      - CF19.71.9.reg
      - CF19.71.10.reg
      - CF19.71.11.reg
      - CF19.71.12.reg
      - CF19.71.13.reg
      - CF19.71.14.reg
      - CF19.71.15.reg
      - CF19.71.16.reg
      - CF19.71.17.reg
      - CF19.71.18.reg
      - CF19.71.19.reg
      - CF19.71.20.reg
      - CF19.71.21.reg
      - CF19.71.22.reg
      - CF19.71.23.reg
      - CF19.71.24.reg
      - CF19.71.25.reg
      - CF19.71.26.reg
      - CF19.71.27.reg
      - CF19.71.28.reg
      - CF19.71.29.reg
      - CF19.71.30.reg
      - CF19.71.31.reg
      - CF19.71.32.reg
      - CF19.71.33.reg
      - CF19.71.34.reg
      - CF19.71.35.reg
      - CF19.71.36.reg
      - CF19.71.37.reg
      - CF19.71.38.reg
      - CF19.71.39.reg
      - CF19.71.40.reg
      - CF19.71.41.reg
      - CF19.71.42.reg
      - CF19.71.43.reg
      - CF19.71.44.reg
      - CF19.71.45.reg
      - CF19.71.46.reg
      - CF19.71.47.reg
      - CF19.71.48.reg
      - CF19.71.49.reg
      - CF19.71.50.reg
      - CF19.71.51.reg
      - CF19.71.52.reg
      - CF19.71.53.reg
      - CF19.71.54.reg
      - CF19.71.55.reg
      - CF19.71.56.reg
      - CF19.71.57.reg
      - CF19.71.58.reg
      - CF19.71.59.reg
      - CF19.71.60.reg
      - CF19.71.61.reg
      - CF19.71.62.reg
      - CF19.71.63.reg
  - RegisterClassName: CF19.72.regclass
    Registers:
      - CF19.72.0.reg
      - CF19.72.1.reg
      - CF19.72.2.reg
      - CF19.72.3.reg
      - CF19.72.4.reg
      - CF19.72.5.reg
      - CF19.72.6.reg
      - CF19.72.7.reg
      - CF19.72.8.reg
      - CF19.72.9.reg
      - CF19.72.10.reg
      - CF19.72.11.reg
      - CF19.72.12.reg
      - CF19.72.13.reg
      - CF19.72.14.reg
      - CF19.72.15.reg
      - CF19.72.16.reg
      - CF19.72.17.reg
      - CF19.72.18.reg
      - CF19.72.19.reg
      - CF19.72.20.reg
      - CF19.72.21.reg
      - CF19.72.22.reg
      - CF19.72.23.reg
      - CF19.72.24.reg
      - CF19.72.25.reg
      - CF19.72.26.reg
      - CF19.72.27.reg
      - CF19.72.28.reg
      - CF19.72.29.reg
      - CF19.72.30.reg
      - CF19.72.31.reg
      - CF19.72.32.reg
      - CF19.72.33.reg
      - CF19.72.34.reg
      - CF19.72.35.reg
      - CF19.72.36.reg
      - CF19.72.37.reg
      - CF19.72.38.reg
      - CF19.72.39.reg
      - CF19.72.40.reg
      - CF19.72.41.reg
      - CF19.72.42.reg
      - CF19.72.43.reg
      - CF19.72.44.reg
      - CF19.72.45.reg
      - CF19.72.46.reg
      - CF19.72.47.reg
      - CF19.72.48.reg
      - CF19.72.49.reg
      - CF19.72.50.reg
      - CF19.72.51.reg
      - CF19.72.52.reg
      - CF19.72.53.reg
      - CF19.72.54.reg
      - CF19.72.55.reg
      - CF19.72.56.reg
      - CF19.72.57.reg
      - CF19.72.58.reg
      - CF19.72.59.reg
      - CF19.72.60.reg
      - CF19.72.61.reg
      - CF19.72.62.reg
      - CF19.72.63.reg
  - RegisterClassName: CF19.73.regclass
    Registers:
      - CF19.73.0.reg
      - CF19.73.1.reg
      - CF19.73.2.reg
      - CF19.73.3.reg
      - CF19.73.4.reg
      - CF19.73.5.reg
      - CF19.73.6.reg
      - CF19.73.7.reg
      - CF19.73.8.reg
      - CF19.73.9.reg
      - CF19.73.10.reg
      - CF19.73.11.reg
      - CF19.73.12.reg
      - CF19.73.13.reg
      - CF19.73.14.reg
      - CF19.73.15.reg
      - CF19.73.16.reg
      - CF19.73.17.reg
      - CF19.73.18.reg
      - CF19.73.19.reg
      - CF19.73.20.reg
      - CF19.73.21.reg
      - CF19.73.22.reg
      - CF19.73.23.reg
      - CF19.73.24.reg
      - CF19.73.25.reg
      - CF19.73.26.reg
      - CF19.73.27.reg
      - CF19.73.28.reg
      - CF19.73.29.reg
      - CF19.73.30.reg
      - CF19.73.31.reg
      - CF19.73.32.reg
      - CF19.73.33.reg
      - CF19.73.34.reg
      - CF19.73.35.reg
      - CF19.73.36.reg
      - CF19.73.37.reg
      - CF19.73.38.reg
      - CF19.73.39.reg
      - CF19.73.40.reg
      - CF19.73.41.reg
      - CF19.73.42.reg
      - CF19.73.43.reg
      - CF19.73.44.reg
      - CF19.73.45.reg
      - CF19.73.46.reg
      - CF19.73.47.reg
      - CF19.73.48.reg
      - CF19.73.49.reg
      - CF19.73.50.reg
      - CF19.73.51.reg
      - CF19.73.52.reg
      - CF19.73.53.reg
      - CF19.73.54.reg
      - CF19.73.55.reg
      - CF19.73.56.reg
      - CF19.73.57.reg
      - CF19.73.58.reg
      - CF19.73.59.reg
      - CF19.73.60.reg
      - CF19.73.61.reg
      - CF19.73.62.reg
      - CF19.73.63.reg
  - RegisterClassName: CF19.74.regclass
    Registers:
      - CF19.74.0.reg
      - CF19.74.1.reg
      - CF19.74.2.reg
      - CF19.74.3.reg
      - CF19.74.4.reg
      - CF19.74.5.reg
      - CF19.74.6.reg
      - CF19.74.7.reg
      - CF19.74.8.reg
      - CF19.74.9.reg
      - CF19.74.10.reg
      - CF19.74.11.reg
      - CF19.74.12.reg
      - CF19.74.13.reg
      - CF19.74.14.reg
      - CF19.74.15.reg
      - CF19.74.16.reg
      - CF19.74.17.reg
      - CF19.74.18.reg
      - CF19.74.19.reg
      - CF19.74.20.reg
      - CF19.74.21.reg
      - CF19.74.22.reg
      - CF19.74.23.reg
      - CF19.74.24.reg
      - CF19.74.25.reg
      - CF19.74.26.reg
      - CF19.74.27.reg
      - CF19.74.28.reg
      - CF19.74.29.reg
      - CF19.74.30.reg
      - CF19.74.31.reg
      - CF19.74.32.reg
      - CF19.74.33.reg
      - CF19.74.34.reg
      - CF19.74.35.reg
      - CF19.74.36.reg
      - CF19.74.37.reg
      - CF19.74.38.reg
      - CF19.74.39.reg
      - CF19.74.40.reg
      - CF19.74.41.reg
      - CF19.74.42.reg
      - CF19.74.43.reg
      - CF19.74.44.reg
      - CF19.74.45.reg
      - CF19.74.46.reg
      - CF19.74.47.reg
      - CF19.74.48.reg
      - CF19.74.49.reg
      - CF19.74.50.reg
      - CF19.74.51.reg
      - CF19.74.52.reg
      - CF19.74.53.reg
      - CF19.74.54.reg
      - CF19.74.55.reg
      - CF19.74.56.reg
      - CF19.74.57.reg
      - CF19.74.58.reg
      - CF19.74.59.reg
      - CF19.74.60.reg
      - CF19.74.61.reg
      - CF19.74.62.reg
      - CF19.74.63.reg
  - RegisterClassName: CF19.75.regclass
    Registers:
      - CF19.75.0.reg
      - CF19.75.1.reg
      - CF19.75.2.reg
      - CF19.75.3.reg
      - CF19.75.4.reg
      - CF19.75.5.reg
      - CF19.75.6.reg
      - CF19.75.7.reg
      - CF19.75.8.reg
      - CF19.75.9.reg
      - CF19.75.10.reg
      - CF19.75.11.reg
      - CF19.75.12.reg
      - CF19.75.13.reg
      - CF19.75.14.reg
      - CF19.75.15.reg
      - CF19.75.16.reg
      - CF19.75.17.reg
      - CF19.75.18.reg
      - CF19.75.19.reg
      - CF19.75.20.reg
      - CF19.75.21.reg
      - CF19.75.22.reg
      - CF19.75.23.reg
      - CF19.75.24.reg
      - CF19.75.25.reg
      - CF19.75.26.reg
      - CF19.75.27.reg
      - CF19.75.28.reg
      - CF19.75.29.reg
      - CF19.75.30.reg
      - CF19.75.31.reg
      - CF19.75.32.reg
      - CF19.75.33.reg
      - CF19.75.34.reg
      - CF19.75.35.reg
      - CF19.75.36.reg
      - CF19.75.37.reg
      - CF19.75.38.reg
      - CF19.75.39.reg
      - CF19.75.40.reg
      - CF19.75.41.reg
      - CF19.75.42.reg
      - CF19.75.43.reg
      - CF19.75.44.reg
      - CF19.75.45.reg
      - CF19.75.46.reg
      - CF19.75.47.reg
      - CF19.75.48.reg
      - CF19.75.49.reg
      - CF19.75.50.reg
      - CF19.75.51.reg
      - CF19.75.52.reg
      - CF19.75.53.reg
      - CF19.75.54.reg
      - CF19.75.55.reg
      - CF19.75.56.reg
      - CF19.75.57.reg
      - CF19.75.58.reg
      - CF19.75.59.reg
      - CF19.75.60.reg
      - CF19.75.61.reg
      - CF19.75.62.reg
      - CF19.75.63.reg
  - RegisterClassName: CF19.76.regclass
    Registers:
      - CF19.76.0.reg
      - CF19.76.1.reg
      - CF19.76.2.reg
      - CF19.76.3.reg
      - CF19.76.4.reg
      - CF19.76.5.reg
      - CF19.76.6.reg
      - CF19.76.7.reg
      - CF19.76.8.reg
      - CF19.76.9.reg
      - CF19.76.10.reg
      - CF19.76.11.reg
      - CF19.76.12.reg
      - CF19.76.13.reg
      - CF19.76.14.reg
      - CF19.76.15.reg
      - CF19.76.16.reg
      - CF19.76.17.reg
      - CF19.76.18.reg
      - CF19.76.19.reg
      - CF19.76.20.reg
      - CF19.76.21.reg
      - CF19.76.22.reg
      - CF19.76.23.reg
      - CF19.76.24.reg
      - CF19.76.25.reg
      - CF19.76.26.reg
      - CF19.76.27.reg
      - CF19.76.28.reg
      - CF19.76.29.reg
      - CF19.76.30.reg
      - CF19.76.31.reg
      - CF19.76.32.reg
      - CF19.76.33.reg
      - CF19.76.34.reg
      - CF19.76.35.reg
      - CF19.76.36.reg
      - CF19.76.37.reg
      - CF19.76.38.reg
      - CF19.76.39.reg
      - CF19.76.40.reg
      - CF19.76.41.reg
      - CF19.76.42.reg
      - CF19.76.43.reg
      - CF19.76.44.reg
      - CF19.76.45.reg
      - CF19.76.46.reg
      - CF19.76.47.reg
      - CF19.76.48.reg
      - CF19.76.49.reg
      - CF19.76.50.reg
      - CF19.76.51.reg
      - CF19.76.52.reg
      - CF19.76.53.reg
      - CF19.76.54.reg
      - CF19.76.55.reg
      - CF19.76.56.reg
      - CF19.76.57.reg
      - CF19.76.58.reg
      - CF19.76.59.reg
      - CF19.76.60.reg
      - CF19.76.61.reg
      - CF19.76.62.reg
      - CF19.76.63.reg
  - RegisterClassName: CF19.77.regclass
    Registers:
      - CF19.77.0.reg
      - CF19.77.1.reg
      - CF19.77.2.reg
      - CF19.77.3.reg
      - CF19.77.4.reg
      - CF19.77.5.reg
      - CF19.77.6.reg
      - CF19.77.7.reg
      - CF19.77.8.reg
      - CF19.77.9.reg
      - CF19.77.10.reg
      - CF19.77.11.reg
      - CF19.77.12.reg
      - CF19.77.13.reg
      - CF19.77.14.reg
      - CF19.77.15.reg
      - CF19.77.16.reg
      - CF19.77.17.reg
      - CF19.77.18.reg
      - CF19.77.19.reg
      - CF19.77.20.reg
      - CF19.77.21.reg
      - CF19.77.22.reg
      - CF19.77.23.reg
      - CF19.77.24.reg
      - CF19.77.25.reg
      - CF19.77.26.reg
      - CF19.77.27.reg
      - CF19.77.28.reg
      - CF19.77.29.reg
      - CF19.77.30.reg
      - CF19.77.31.reg
      - CF19.77.32.reg
      - CF19.77.33.reg
      - CF19.77.34.reg
      - CF19.77.35.reg
      - CF19.77.36.reg
      - CF19.77.37.reg
      - CF19.77.38.reg
      - CF19.77.39.reg
      - CF19.77.40.reg
      - CF19.77.41.reg
      - CF19.77.42.reg
      - CF19.77.43.reg
      - CF19.77.44.reg
      - CF19.77.45.reg
      - CF19.77.46.reg
      - CF19.77.47.reg
      - CF19.77.48.reg
      - CF19.77.49.reg
      - CF19.77.50.reg
      - CF19.77.51.reg
      - CF19.77.52.reg
      - CF19.77.53.reg
      - CF19.77.54.reg
      - CF19.77.55.reg
      - CF19.77.56.reg
      - CF19.77.57.reg
      - CF19.77.58.reg
      - CF19.77.59.reg
      - CF19.77.60.reg
      - CF19.77.61.reg
      - CF19.77.62.reg
      - CF19.77.63.reg
  - RegisterClassName: CF19.78.regclass
    Registers:
      - CF19.78.0.reg
      - CF19.78.1.reg
      - CF19.78.2.reg
      - CF19.78.3.reg
      - CF19.78.4.reg
      - CF19.78.5.reg
      - CF19.78.6.reg
      - CF19.78.7.reg
      - CF19.78.8.reg
      - CF19.78.9.reg
      - CF19.78.10.reg
      - CF19.78.11.reg
      - CF19.78.12.reg
      - CF19.78.13.reg
      - CF19.78.14.reg
      - CF19.78.15.reg
      - CF19.78.16.reg
      - CF19.78.17.reg
      - CF19.78.18.reg
      - CF19.78.19.reg
      - CF19.78.20.reg
      - CF19.78.21.reg
      - CF19.78.22.reg
      - CF19.78.23.reg
      - CF19.78.24.reg
      - CF19.78.25.reg
      - CF19.78.26.reg
      - CF19.78.27.reg
      - CF19.78.28.reg
      - CF19.78.29.reg
      - CF19.78.30.reg
      - CF19.78.31.reg
      - CF19.78.32.reg
      - CF19.78.33.reg
      - CF19.78.34.reg
      - CF19.78.35.reg
      - CF19.78.36.reg
      - CF19.78.37.reg
      - CF19.78.38.reg
      - CF19.78.39.reg
      - CF19.78.40.reg
      - CF19.78.41.reg
      - CF19.78.42.reg
      - CF19.78.43.reg
      - CF19.78.44.reg
      - CF19.78.45.reg
      - CF19.78.46.reg
      - CF19.78.47.reg
      - CF19.78.48.reg
      - CF19.78.49.reg
      - CF19.78.50.reg
      - CF19.78.51.reg
      - CF19.78.52.reg
      - CF19.78.53.reg
      - CF19.78.54.reg
      - CF19.78.55.reg
      - CF19.78.56.reg
      - CF19.78.57.reg
      - CF19.78.58.reg
      - CF19.78.59.reg
      - CF19.78.60.reg
      - CF19.78.61.reg
      - CF19.78.62.reg
      - CF19.78.63.reg
  - RegisterClassName: CF19.79.regclass
    Registers:
      - CF19.79.0.reg
      - CF19.79.1.reg
      - CF19.79.2.reg
      - CF19.79.3.reg
      - CF19.79.4.reg
      - CF19.79.5.reg
      - CF19.79.6.reg
      - CF19.79.7.reg
      - CF19.79.8.reg
      - CF19.79.9.reg
      - CF19.79.10.reg
      - CF19.79.11.reg
      - CF19.79.12.reg
      - CF19.79.13.reg
      - CF19.79.14.reg
      - CF19.79.15.reg
      - CF19.79.16.reg
      - CF19.79.17.reg
      - CF19.79.18.reg
      - CF19.79.19.reg
      - CF19.79.20.reg
      - CF19.79.21.reg
      - CF19.79.22.reg
      - CF19.79.23.reg
      - CF19.79.24.reg
      - CF19.79.25.reg
      - CF19.79.26.reg
      - CF19.79.27.reg
      - CF19.79.28.reg
      - CF19.79.29.reg
      - CF19.79.30.reg
      - CF19.79.31.reg
      - CF19.79.32.reg
      - CF19.79.33.reg
      - CF19.79.34.reg
      - CF19.79.35.reg
      - CF19.79.36.reg
      - CF19.79.37.reg
      - CF19.79.38.reg
      - CF19.79.39.reg
      - CF19.79.40.reg
      - CF19.79.41.reg
      - CF19.79.42.reg
      - CF19.79.43.reg
      - CF19.79.44.reg
      - CF19.79.45.reg
      - CF19.79.46.reg
      - CF19.79.47.reg
      - CF19.79.48.reg
      - CF19.79.49.reg
      - CF19.79.50.reg
      - CF19.79.51.reg
      - CF19.79.52.reg
      - CF19.79.53.reg
      - CF19.79.54.reg
      - CF19.79.55.reg
      - CF19.79.56.reg
      - CF19.79.57.reg
      - CF19.79.58.reg
      - CF19.79.59.reg
      - CF19.79.60.reg
      - CF19.79.61.reg
      - CF19.79.62.reg
      - CF19.79.63.reg
  - RegisterClassName: CF19.80.regclass
    Registers:
      - CF19.80.0.reg
      - CF19.80.1.reg
      - CF19.80.2.reg
      - CF19.80.3.reg
      - CF19.80.4.reg
      - CF19.80.5.reg
      - CF19.80.6.reg
      - CF19.80.7.reg
      - CF19.80.8.reg
      - CF19.80.9.reg
      - CF19.80.10.reg
      - CF19.80.11.reg
      - CF19.80.12.reg
      - CF19.80.13.reg
      - CF19.80.14.reg
      - CF19.80.15.reg
      - CF19.80.16.reg
      - CF19.80.17.reg
      - CF19.80.18.reg
      - CF19.80.19.reg
      - CF19.80.20.reg
      - CF19.80.21.reg
      - CF19.80.22.reg
      - CF19.80.23.reg
      - CF19.80.24.reg
      - CF19.80.25.reg
      - CF19.80.26.reg
      - CF19.80.27.reg
      - CF19.80.28.reg
      - CF19.80.29.reg
      - CF19.80.30.reg
      - CF19.80.31.reg
      - CF19.80.32.reg
      - CF19.80.33.reg
      - CF19.80.34.reg
      - CF19.80.35.reg
      - CF19.80.36.reg
      - CF19.80.37.reg
      - CF19.80.38.reg
      - CF19.80.39.reg
      - CF19.80.40.reg
      - CF19.80.41.reg
      - CF19.80.42.reg
      - CF19.80.43.reg
      - CF19.80.44.reg
      - CF19.80.45.reg
      - CF19.80.46.reg
      - CF19.80.47.reg
      - CF19.80.48.reg
      - CF19.80.49.reg
      - CF19.80.50.reg
      - CF19.80.51.reg
      - CF19.80.52.reg
      - CF19.80.53.reg
      - CF19.80.54.reg
      - CF19.80.55.reg
      - CF19.80.56.reg
      - CF19.80.57.reg
      - CF19.80.58.reg
      - CF19.80.59.reg
      - CF19.80.60.reg
      - CF19.80.61.reg
      - CF19.80.62.reg
      - CF19.80.63.reg
  - RegisterClassName: CF19.81.regclass
    Registers:
      - CF19.81.0.reg
      - CF19.81.1.reg
      - CF19.81.2.reg
      - CF19.81.3.reg
      - CF19.81.4.reg
      - CF19.81.5.reg
      - CF19.81.6.reg
      - CF19.81.7.reg
      - CF19.81.8.reg
      - CF19.81.9.reg
      - CF19.81.10.reg
      - CF19.81.11.reg
      - CF19.81.12.reg
      - CF19.81.13.reg
      - CF19.81.14.reg
      - CF19.81.15.reg
      - CF19.81.16.reg
      - CF19.81.17.reg
      - CF19.81.18.reg
      - CF19.81.19.reg
      - CF19.81.20.reg
      - CF19.81.21.reg
      - CF19.81.22.reg
      - CF19.81.23.reg
      - CF19.81.24.reg
      - CF19.81.25.reg
      - CF19.81.26.reg
      - CF19.81.27.reg
      - CF19.81.28.reg
      - CF19.81.29.reg
      - CF19.81.30.reg
      - CF19.81.31.reg
      - CF19.81.32.reg
      - CF19.81.33.reg
      - CF19.81.34.reg
      - CF19.81.35.reg
      - CF19.81.36.reg
      - CF19.81.37.reg
      - CF19.81.38.reg
      - CF19.81.39.reg
      - CF19.81.40.reg
      - CF19.81.41.reg
      - CF19.81.42.reg
      - CF19.81.43.reg
      - CF19.81.44.reg
      - CF19.81.45.reg
      - CF19.81.46.reg
      - CF19.81.47.reg
      - CF19.81.48.reg
      - CF19.81.49.reg
      - CF19.81.50.reg
      - CF19.81.51.reg
      - CF19.81.52.reg
      - CF19.81.53.reg
      - CF19.81.54.reg
      - CF19.81.55.reg
      - CF19.81.56.reg
      - CF19.81.57.reg
      - CF19.81.58.reg
      - CF19.81.59.reg
      - CF19.81.60.reg
      - CF19.81.61.reg
      - CF19.81.62.reg
      - CF19.81.63.reg
  - RegisterClassName: CF19.82.regclass
    Registers:
      - CF19.82.0.reg
      - CF19.82.1.reg
      - CF19.82.2.reg
      - CF19.82.3.reg
      - CF19.82.4.reg
      - CF19.82.5.reg
      - CF19.82.6.reg
      - CF19.82.7.reg
      - CF19.82.8.reg
      - CF19.82.9.reg
      - CF19.82.10.reg
      - CF19.82.11.reg
      - CF19.82.12.reg
      - CF19.82.13.reg
      - CF19.82.14.reg
      - CF19.82.15.reg
      - CF19.82.16.reg
      - CF19.82.17.reg
      - CF19.82.18.reg
      - CF19.82.19.reg
      - CF19.82.20.reg
      - CF19.82.21.reg
      - CF19.82.22.reg
      - CF19.82.23.reg
      - CF19.82.24.reg
      - CF19.82.25.reg
      - CF19.82.26.reg
      - CF19.82.27.reg
      - CF19.82.28.reg
      - CF19.82.29.reg
      - CF19.82.30.reg
      - CF19.82.31.reg
      - CF19.82.32.reg
      - CF19.82.33.reg
      - CF19.82.34.reg
      - CF19.82.35.reg
      - CF19.82.36.reg
      - CF19.82.37.reg
      - CF19.82.38.reg
      - CF19.82.39.reg
      - CF19.82.40.reg
      - CF19.82.41.reg
      - CF19.82.42.reg
      - CF19.82.43.reg
      - CF19.82.44.reg
      - CF19.82.45.reg
      - CF19.82.46.reg
      - CF19.82.47.reg
      - CF19.82.48.reg
      - CF19.82.49.reg
      - CF19.82.50.reg
      - CF19.82.51.reg
      - CF19.82.52.reg
      - CF19.82.53.reg
      - CF19.82.54.reg
      - CF19.82.55.reg
      - CF19.82.56.reg
      - CF19.82.57.reg
      - CF19.82.58.reg
      - CF19.82.59.reg
      - CF19.82.60.reg
      - CF19.82.61.reg
      - CF19.82.62.reg
      - CF19.82.63.reg
  - RegisterClassName: CF19.83.regclass
    Registers:
      - CF19.83.0.reg
      - CF19.83.1.reg
      - CF19.83.2.reg
      - CF19.83.3.reg
      - CF19.83.4.reg
      - CF19.83.5.reg
      - CF19.83.6.reg
      - CF19.83.7.reg
      - CF19.83.8.reg
      - CF19.83.9.reg
      - CF19.83.10.reg
      - CF19.83.11.reg
      - CF19.83.12.reg
      - CF19.83.13.reg
      - CF19.83.14.reg
      - CF19.83.15.reg
      - CF19.83.16.reg
      - CF19.83.17.reg
      - CF19.83.18.reg
      - CF19.83.19.reg
      - CF19.83.20.reg
      - CF19.83.21.reg
      - CF19.83.22.reg
      - CF19.83.23.reg
      - CF19.83.24.reg
      - CF19.83.25.reg
      - CF19.83.26.reg
      - CF19.83.27.reg
      - CF19.83.28.reg
      - CF19.83.29.reg
      - CF19.83.30.reg
      - CF19.83.31.reg
      - CF19.83.32.reg
      - CF19.83.33.reg
      - CF19.83.34.reg
      - CF19.83.35.reg
      - CF19.83.36.reg
      - CF19.83.37.reg
      - CF19.83.38.reg
      - CF19.83.39.reg
      - CF19.83.40.reg
      - CF19.83.41.reg
      - CF19.83.42.reg
      - CF19.83.43.reg
      - CF19.83.44.reg
      - CF19.83.45.reg
      - CF19.83.46.reg
      - CF19.83.47.reg
      - CF19.83.48.reg
      - CF19.83.49.reg
      - CF19.83.50.reg
      - CF19.83.51.reg
      - CF19.83.52.reg
      - CF19.83.53.reg
      - CF19.83.54.reg
      - CF19.83.55.reg
      - CF19.83.56.reg
      - CF19.83.57.reg
      - CF19.83.58.reg
      - CF19.83.59.reg
      - CF19.83.60.reg
      - CF19.83.61.reg
      - CF19.83.62.reg
      - CF19.83.63.reg
  - RegisterClassName: CF19.84.regclass
    Registers:
      - CF19.84.0.reg
      - CF19.84.1.reg
      - CF19.84.2.reg
      - CF19.84.3.reg
      - CF19.84.4.reg
      - CF19.84.5.reg
      - CF19.84.6.reg
      - CF19.84.7.reg
      - CF19.84.8.reg
      - CF19.84.9.reg
      - CF19.84.10.reg
      - CF19.84.11.reg
      - CF19.84.12.reg
      - CF19.84.13.reg
      - CF19.84.14.reg
      - CF19.84.15.reg
      - CF19.84.16.reg
      - CF19.84.17.reg
      - CF19.84.18.reg
      - CF19.84.19.reg
      - CF19.84.20.reg
      - CF19.84.21.reg
      - CF19.84.22.reg
      - CF19.84.23.reg
      - CF19.84.24.reg
      - CF19.84.25.reg
      - CF19.84.26.reg
      - CF19.84.27.reg
      - CF19.84.28.reg
      - CF19.84.29.reg
      - CF19.84.30.reg
      - CF19.84.31.reg
      - CF19.84.32.reg
      - CF19.84.33.reg
      - CF19.84.34.reg
      - CF19.84.35.reg
      - CF19.84.36.reg
      - CF19.84.37.reg
      - CF19.84.38.reg
      - CF19.84.39.reg
      - CF19.84.40.reg
      - CF19.84.41.reg
      - CF19.84.42.reg
      - CF19.84.43.reg
      - CF19.84.44.reg
      - CF19.84.45.reg
      - CF19.84.46.reg
      - CF19.84.47.reg
      - CF19.84.48.reg
      - CF19.84.49.reg
      - CF19.84.50.reg
      - CF19.84.51.reg
      - CF19.84.52.reg
      - CF19.84.53.reg
      - CF19.84.54.reg
      - CF19.84.55.reg
      - CF19.84.56.reg
      - CF19.84.57.reg
      - CF19.84.58.reg
      - CF19.84.59.reg
      - CF19.84.60.reg
      - CF19.84.61.reg
      - CF19.84.62.reg
      - CF19.84.63.reg
  - RegisterClassName: CF19.85.regclass
    Registers:
      - CF19.85.0.reg
      - CF19.85.1.reg
      - CF19.85.2.reg
      - CF19.85.3.reg
      - CF19.85.4.reg
      - CF19.85.5.reg
      - CF19.85.6.reg
      - CF19.85.7.reg
      - CF19.85.8.reg
      - CF19.85.9.reg
      - CF19.85.10.reg
      - CF19.85.11.reg
      - CF19.85.12.reg
      - CF19.85.13.reg
      - CF19.85.14.reg
      - CF19.85.15.reg
      - CF19.85.16.reg
      - CF19.85.17.reg
      - CF19.85.18.reg
      - CF19.85.19.reg
      - CF19.85.20.reg
      - CF19.85.21.reg
      - CF19.85.22.reg
      - CF19.85.23.reg
      - CF19.85.24.reg
      - CF19.85.25.reg
      - CF19.85.26.reg
      - CF19.85.27.reg
      - CF19.85.28.reg
      - CF19.85.29.reg
      - CF19.85.30.reg
      - CF19.85.31.reg
      - CF19.85.32.reg
      - CF19.85.33.reg
      - CF19.85.34.reg
      - CF19.85.35.reg
      - CF19.85.36.reg
      - CF19.85.37.reg
      - CF19.85.38.reg
      - CF19.85.39.reg
      - CF19.85.40.reg
      - CF19.85.41.reg
      - CF19.85.42.reg
      - CF19.85.43.reg
      - CF19.85.44.reg
      - CF19.85.45.reg
      - CF19.85.46.reg
      - CF19.85.47.reg
      - CF19.85.48.reg
      - CF19.85.49.reg
      - CF19.85.50.reg
      - CF19.85.51.reg
      - CF19.85.52.reg
      - CF19.85.53.reg
      - CF19.85.54.reg
      - CF19.85.55.reg
      - CF19.85.56.reg
      - CF19.85.57.reg
      - CF19.85.58.reg
      - CF19.85.59.reg
      - CF19.85.60.reg
      - CF19.85.61.reg
      - CF19.85.62.reg
      - CF19.85.63.reg
  - RegisterClassName: CF19.86.regclass
    Registers:
      - CF19.86.0.reg
      - CF19.86.1.reg
      - CF19.86.2.reg
      - CF19.86.3.reg
      - CF19.86.4.reg
      - CF19.86.5.reg
      - CF19.86.6.reg
      - CF19.86.7.reg
      - CF19.86.8.reg
      - CF19.86.9.reg
      - CF19.86.10.reg
      - CF19.86.11.reg
      - CF19.86.12.reg
      - CF19.86.13.reg
      - CF19.86.14.reg
      - CF19.86.15.reg
      - CF19.86.16.reg
      - CF19.86.17.reg
      - CF19.86.18.reg
      - CF19.86.19.reg
      - CF19.86.20.reg
      - CF19.86.21.reg
      - CF19.86.22.reg
      - CF19.86.23.reg
      - CF19.86.24.reg
      - CF19.86.25.reg
      - CF19.86.26.reg
      - CF19.86.27.reg
      - CF19.86.28.reg
      - CF19.86.29.reg
      - CF19.86.30.reg
      - CF19.86.31.reg
      - CF19.86.32.reg
      - CF19.86.33.reg
      - CF19.86.34.reg
      - CF19.86.35.reg
      - CF19.86.36.reg
      - CF19.86.37.reg
      - CF19.86.38.reg
      - CF19.86.39.reg
      - CF19.86.40.reg
      - CF19.86.41.reg
      - CF19.86.42.reg
      - CF19.86.43.reg
      - CF19.86.44.reg
      - CF19.86.45.reg
      - CF19.86.46.reg
      - CF19.86.47.reg
      - CF19.86.48.reg
      - CF19.86.49.reg
      - CF19.86.50.reg
      - CF19.86.51.reg
      - CF19.86.52.reg
      - CF19.86.53.reg
      - CF19.86.54.reg
      - CF19.86.55.reg
      - CF19.86.56.reg
      - CF19.86.57.reg
      - CF19.86.58.reg
      - CF19.86.59.reg
      - CF19.86.60.reg
      - CF19.86.61.reg
      - CF19.86.62.reg
      - CF19.86.63.reg
  - RegisterClassName: CF19.87.regclass
    Registers:
      - CF19.87.0.reg
      - CF19.87.1.reg
      - CF19.87.2.reg
      - CF19.87.3.reg
      - CF19.87.4.reg
      - CF19.87.5.reg
      - CF19.87.6.reg
      - CF19.87.7.reg
      - CF19.87.8.reg
      - CF19.87.9.reg
      - CF19.87.10.reg
      - CF19.87.11.reg
      - CF19.87.12.reg
      - CF19.87.13.reg
      - CF19.87.14.reg
      - CF19.87.15.reg
      - CF19.87.16.reg
      - CF19.87.17.reg
      - CF19.87.18.reg
      - CF19.87.19.reg
      - CF19.87.20.reg
      - CF19.87.21.reg
      - CF19.87.22.reg
      - CF19.87.23.reg
      - CF19.87.24.reg
      - CF19.87.25.reg
      - CF19.87.26.reg
      - CF19.87.27.reg
      - CF19.87.28.reg
      - CF19.87.29.reg
      - CF19.87.30.reg
      - CF19.87.31.reg
      - CF19.87.32.reg
      - CF19.87.33.reg
      - CF19.87.34.reg
      - CF19.87.35.reg
      - CF19.87.36.reg
      - CF19.87.37.reg
      - CF19.87.38.reg
      - CF19.87.39.reg
      - CF19.87.40.reg
      - CF19.87.41.reg
      - CF19.87.42.reg
      - CF19.87.43.reg
      - CF19.87.44.reg
      - CF19.87.45.reg
      - CF19.87.46.reg
      - CF19.87.47.reg
      - CF19.87.48.reg
      - CF19.87.49.reg
      - CF19.87.50.reg
      - CF19.87.51.reg
      - CF19.87.52.reg
      - CF19.87.53.reg
      - CF19.87.54.reg
      - CF19.87.55.reg
      - CF19.87.56.reg
      - CF19.87.57.reg
      - CF19.87.58.reg
      - CF19.87.59.reg
      - CF19.87.60.reg
      - CF19.87.61.reg
      - CF19.87.62.reg
      - CF19.87.63.reg
  - RegisterClassName: CF19.88.regclass
    Registers:
      - CF19.88.0.reg
      - CF19.88.1.reg
      - CF19.88.2.reg
      - CF19.88.3.reg
      - CF19.88.4.reg
      - CF19.88.5.reg
      - CF19.88.6.reg
      - CF19.88.7.reg
      - CF19.88.8.reg
      - CF19.88.9.reg
      - CF19.88.10.reg
      - CF19.88.11.reg
      - CF19.88.12.reg
      - CF19.88.13.reg
      - CF19.88.14.reg
      - CF19.88.15.reg
      - CF19.88.16.reg
      - CF19.88.17.reg
      - CF19.88.18.reg
      - CF19.88.19.reg
      - CF19.88.20.reg
      - CF19.88.21.reg
      - CF19.88.22.reg
      - CF19.88.23.reg
      - CF19.88.24.reg
      - CF19.88.25.reg
      - CF19.88.26.reg
      - CF19.88.27.reg
      - CF19.88.28.reg
      - CF19.88.29.reg
      - CF19.88.30.reg
      - CF19.88.31.reg
      - CF19.88.32.reg
      - CF19.88.33.reg
      - CF19.88.34.reg
      - CF19.88.35.reg
      - CF19.88.36.reg
      - CF19.88.37.reg
      - CF19.88.38.reg
      - CF19.88.39.reg
      - CF19.88.40.reg
      - CF19.88.41.reg
      - CF19.88.42.reg
      - CF19.88.43.reg
      - CF19.88.44.reg
      - CF19.88.45.reg
      - CF19.88.46.reg
      - CF19.88.47.reg
      - CF19.88.48.reg
      - CF19.88.49.reg
      - CF19.88.50.reg
      - CF19.88.51.reg
      - CF19.88.52.reg
      - CF19.88.53.reg
      - CF19.88.54.reg
      - CF19.88.55.reg
      - CF19.88.56.reg
      - CF19.88.57.reg
      - CF19.88.58.reg
      - CF19.88.59.reg
      - CF19.88.60.reg
      - CF19.88.61.reg
      - CF19.88.62.reg
      - CF19.88.63.reg
  - RegisterClassName: CF19.89.regclass
    Registers:
      - CF19.89.0.reg
      - CF19.89.1.reg
      - CF19.89.2.reg
      - CF19.89.3.reg
      - CF19.89.4.reg
      - CF19.89.5.reg
      - CF19.89.6.reg
      - CF19.89.7.reg
      - CF19.89.8.reg
      - CF19.89.9.reg
      - CF19.89.10.reg
      - CF19.89.11.reg
      - CF19.89.12.reg
      - CF19.89.13.reg
      - CF19.89.14.reg
      - CF19.89.15.reg
      - CF19.89.16.reg
      - CF19.89.17.reg
      - CF19.89.18.reg
      - CF19.89.19.reg
      - CF19.89.20.reg
      - CF19.89.21.reg
      - CF19.89.22.reg
      - CF19.89.23.reg
      - CF19.89.24.reg
      - CF19.89.25.reg
      - CF19.89.26.reg
      - CF19.89.27.reg
      - CF19.89.28.reg
      - CF19.89.29.reg
      - CF19.89.30.reg
      - CF19.89.31.reg
      - CF19.89.32.reg
      - CF19.89.33.reg
      - CF19.89.34.reg
      - CF19.89.35.reg
      - CF19.89.36.reg
      - CF19.89.37.reg
      - CF19.89.38.reg
      - CF19.89.39.reg
      - CF19.89.40.reg
      - CF19.89.41.reg
      - CF19.89.42.reg
      - CF19.89.43.reg
      - CF19.89.44.reg
      - CF19.89.45.reg
      - CF19.89.46.reg
      - CF19.89.47.reg
      - CF19.89.48.reg
      - CF19.89.49.reg
      - CF19.89.50.reg
      - CF19.89.51.reg
      - CF19.89.52.reg
      - CF19.89.53.reg
      - CF19.89.54.reg
      - CF19.89.55.reg
      - CF19.89.56.reg
      - CF19.89.57.reg
      - CF19.89.58.reg
      - CF19.89.59.reg
      - CF19.89.60.reg
      - CF19.89.61.reg
      - CF19.89.62.reg
      - CF19.89.63.reg
  - RegisterClassName: CF19.90.regclass
    Registers:
      - CF19.90.0.reg
      - CF19.90.1.reg
      - CF19.90.2.reg
      - CF19.90.3.reg
      - CF19.90.4.reg
      - CF19.90.5.reg
      - CF19.90.6.reg
      - CF19.90.7.reg
      - CF19.90.8.reg
      - CF19.90.9.reg
      - CF19.90.10.reg
      - CF19.90.11.reg
      - CF19.90.12.reg
      - CF19.90.13.reg
      - CF19.90.14.reg
      - CF19.90.15.reg
      - CF19.90.16.reg
      - CF19.90.17.reg
      - CF19.90.18.reg
      - CF19.90.19.reg
      - CF19.90.20.reg
      - CF19.90.21.reg
      - CF19.90.22.reg
      - CF19.90.23.reg
      - CF19.90.24.reg
      - CF19.90.25.reg
      - CF19.90.26.reg
      - CF19.90.27.reg
      - CF19.90.28.reg
      - CF19.90.29.reg
      - CF19.90.30.reg
      - CF19.90.31.reg
      - CF19.90.32.reg
      - CF19.90.33.reg
      - CF19.90.34.reg
      - CF19.90.35.reg
      - CF19.90.36.reg
      - CF19.90.37.reg
      - CF19.90.38.reg
      - CF19.90.39.reg
      - CF19.90.40.reg
      - CF19.90.41.reg
      - CF19.90.42.reg
      - CF19.90.43.reg
      - CF19.90.44.reg
      - CF19.90.45.reg
      - CF19.90.46.reg
      - CF19.90.47.reg
      - CF19.90.48.reg
      - CF19.90.49.reg
      - CF19.90.50.reg
      - CF19.90.51.reg
      - CF19.90.52.reg
      - CF19.90.53.reg
      - CF19.90.54.reg
      - CF19.90.55.reg
      - CF19.90.56.reg
      - CF19.90.57.reg
      - CF19.90.58.reg
      - CF19.90.59.reg
      - CF19.90.60.reg
      - CF19.90.61.reg
      - CF19.90.62.reg
      - CF19.90.63.reg
  - RegisterClassName: CF19.91.regclass
    Registers:
      - CF19.91.0.reg
      - CF19.91.1.reg
      - CF19.91.2.reg
      - CF19.91.3.reg
      - CF19.91.4.reg
      - CF19.91.5.reg
      - CF19.91.6.reg
      - CF19.91.7.reg
      - CF19.91.8.reg
      - CF19.91.9.reg
      - CF19.91.10.reg
      - CF19.91.11.reg
      - CF19.91.12.reg
      - CF19.91.13.reg
      - CF19.91.14.reg
      - CF19.91.15.reg
      - CF19.91.16.reg
      - CF19.91.17.reg
      - CF19.91.18.reg
      - CF19.91.19.reg
      - CF19.91.20.reg
      - CF19.91.21.reg
      - CF19.91.22.reg
      - CF19.91.23.reg
      - CF19.91.24.reg
      - CF19.91.25.reg
      - CF19.91.26.reg
      - CF19.91.27.reg
      - CF19.91.28.reg
      - CF19.91.29.reg
      - CF19.91.30.reg
      - CF19.91.31.reg
      - CF19.91.32.reg
      - CF19.91.33.reg
      - CF19.91.34.reg
      - CF19.91.35.reg
      - CF19.91.36.reg
      - CF19.91.37.reg
      - CF19.91.38.reg
      - CF19.91.39.reg
      - CF19.91.40.reg
      - CF19.91.41.reg
      - CF19.91.42.reg
      - CF19.91.43.reg
      - CF19.91.44.reg
      - CF19.91.45.reg
      - CF19.91.46.reg
      - CF19.91.47.reg
      - CF19.91.48.reg
      - CF19.91.49.reg
      - CF19.91.50.reg
      - CF19.91.51.reg
      - CF19.91.52.reg
      - CF19.91.53.reg
      - CF19.91.54.reg
      - CF19.91.55.reg
      - CF19.91.56.reg
      - CF19.91.57.reg
      - CF19.91.58.reg
      - CF19.91.59.reg
      - CF19.91.60.reg
      - CF19.91.61.reg
      - CF19.91.62.reg
      - CF19.91.63.reg
  - RegisterClassName: CF19.92.regclass
    Registers:
      - CF19.92.0.reg
      - CF19.92.1.reg
      - CF19.92.2.reg
      - CF19.92.3.reg
      - CF19.92.4.reg
      - CF19.92.5.reg
      - CF19.92.6.reg
      - CF19.92.7.reg
      - CF19.92.8.reg
      - CF19.92.9.reg
      - CF19.92.10.reg
      - CF19.92.11.reg
      - CF19.92.12.reg
      - CF19.92.13.reg
      - CF19.92.14.reg
      - CF19.92.15.reg
      - CF19.92.16.reg
      - CF19.92.17.reg
      - CF19.92.18.reg
      - CF19.92.19.reg
      - CF19.92.20.reg
      - CF19.92.21.reg
      - CF19.92.22.reg
      - CF19.92.23.reg
      - CF19.92.24.reg
      - CF19.92.25.reg
      - CF19.92.26.reg
      - CF19.92.27.reg
      - CF19.92.28.reg
      - CF19.92.29.reg
      - CF19.92.30.reg
      - CF19.92.31.reg
      - CF19.92.32.reg
      - CF19.92.33.reg
      - CF19.92.34.reg
      - CF19.92.35.reg
      - CF19.92.36.reg
      - CF19.92.37.reg
      - CF19.92.38.reg
      - CF19.92.39.reg
      - CF19.92.40.reg
      - CF19.92.41.reg
      - CF19.92.42.reg
      - CF19.92.43.reg
      - CF19.92.44.reg
      - CF19.92.45.reg
      - CF19.92.46.reg
      - CF19.92.47.reg
      - CF19.92.48.reg
      - CF19.92.49.reg
      - CF19.92.50.reg
      - CF19.92.51.reg
      - CF19.92.52.reg
      - CF19.92.53.reg
      - CF19.92.54.reg
      - CF19.92.55.reg
      - CF19.92.56.reg
      - CF19.92.57.reg
      - CF19.92.58.reg
      - CF19.92.59.reg
      - CF19.92.60.reg
      - CF19.92.61.reg
      - CF19.92.62.reg
      - CF19.92.63.reg
  - RegisterClassName: CF19.93.regclass
    Registers:
      - CF19.93.0.reg
      - CF19.93.1.reg
      - CF19.93.2.reg
      - CF19.93.3.reg
      - CF19.93.4.reg
      - CF19.93.5.reg
      - CF19.93.6.reg
      - CF19.93.7.reg
      - CF19.93.8.reg
      - CF19.93.9.reg
      - CF19.93.10.reg
      - CF19.93.11.reg
      - CF19.93.12.reg
      - CF19.93.13.reg
      - CF19.93.14.reg
      - CF19.93.15.reg
      - CF19.93.16.reg
      - CF19.93.17.reg
      - CF19.93.18.reg
      - CF19.93.19.reg
      - CF19.93.20.reg
      - CF19.93.21.reg
      - CF19.93.22.reg
      - CF19.93.23.reg
      - CF19.93.24.reg
      - CF19.93.25.reg
      - CF19.93.26.reg
      - CF19.93.27.reg
      - CF19.93.28.reg
      - CF19.93.29.reg
      - CF19.93.30.reg
      - CF19.93.31.reg
      - CF19.93.32.reg
      - CF19.93.33.reg
      - CF19.93.34.reg
      - CF19.93.35.reg
      - CF19.93.36.reg
      - CF19.93.37.reg
      - CF19.93.38.reg
      - CF19.93.39.reg
      - CF19.93.40.reg
      - CF19.93.41.reg
      - CF19.93.42.reg
      - CF19.93.43.reg
      - CF19.93.44.reg
      - CF19.93.45.reg
      - CF19.93.46.reg
      - CF19.93.47.reg
      - CF19.93.48.reg
      - CF19.93.49.reg
      - CF19.93.50.reg
      - CF19.93.51.reg
      - CF19.93.52.reg
      - CF19.93.53.reg
      - CF19.93.54.reg
      - CF19.93.55.reg
      - CF19.93.56.reg
      - CF19.93.57.reg
      - CF19.93.58.reg
      - CF19.93.59.reg
      - CF19.93.60.reg
      - CF19.93.61.reg
      - CF19.93.62.reg
      - CF19.93.63.reg
  - RegisterClassName: CF19.94.regclass
    Registers:
      - CF19.94.0.reg
      - CF19.94.1.reg
      - CF19.94.2.reg
      - CF19.94.3.reg
      - CF19.94.4.reg
      - CF19.94.5.reg
      - CF19.94.6.reg
      - CF19.94.7.reg
      - CF19.94.8.reg
      - CF19.94.9.reg
      - CF19.94.10.reg
      - CF19.94.11.reg
      - CF19.94.12.reg
      - CF19.94.13.reg
      - CF19.94.14.reg
      - CF19.94.15.reg
      - CF19.94.16.reg
      - CF19.94.17.reg
      - CF19.94.18.reg
      - CF19.94.19.reg
      - CF19.94.20.reg
      - CF19.94.21.reg
      - CF19.94.22.reg
      - CF19.94.23.reg
      - CF19.94.24.reg
      - CF19.94.25.reg
      - CF19.94.26.reg
      - CF19.94.27.reg
      - CF19.94.28.reg
      - CF19.94.29.reg
      - CF19.94.30.reg
      - CF19.94.31.reg
      - CF19.94.32.reg
      - CF19.94.33.reg
      - CF19.94.34.reg
      - CF19.94.35.reg
      - CF19.94.36.reg
      - CF19.94.37.reg
      - CF19.94.38.reg
      - CF19.94.39.reg
      - CF19.94.40.reg
      - CF19.94.41.reg
      - CF19.94.42.reg
      - CF19.94.43.reg
      - CF19.94.44.reg
      - CF19.94.45.reg
      - CF19.94.46.reg
      - CF19.94.47.reg
      - CF19.94.48.reg
      - CF19.94.49.reg
      - CF19.94.50.reg
      - CF19.94.51.reg
      - CF19.94.52.reg
      - CF19.94.53.reg
      - CF19.94.54.reg
      - CF19.94.55.reg
      - CF19.94.56.reg
      - CF19.94.57.reg
      - CF19.94.58.reg
      - CF19.94.59.reg
      - CF19.94.60.reg
      - CF19.94.61.reg
      - CF19.94.62.reg
      - CF19.94.63.reg
  - RegisterClassName: CF19.95.regclass
    Registers:
      - CF19.95.0.reg
      - CF19.95.1.reg
      - CF19.95.2.reg
      - CF19.95.3.reg
      - CF19.95.4.reg
      - CF19.95.5.reg
      - CF19.95.6.reg
      - CF19.95.7.reg
      - CF19.95.8.reg
      - CF19.95.9.reg
      - CF19.95.10.reg
      - CF19.95.11.reg
      - CF19.95.12.reg
      - CF19.95.13.reg
      - CF19.95.14.reg
      - CF19.95.15.reg
      - CF19.95.16.reg
      - CF19.95.17.reg
      - CF19.95.18.reg
      - CF19.95.19.reg
      - CF19.95.20.reg
      - CF19.95.21.reg
      - CF19.95.22.reg
      - CF19.95.23.reg
      - CF19.95.24.reg
      - CF19.95.25.reg
      - CF19.95.26.reg
      - CF19.95.27.reg
      - CF19.95.28.reg
      - CF19.95.29.reg
      - CF19.95.30.reg
      - CF19.95.31.reg
      - CF19.95.32.reg
      - CF19.95.33.reg
      - CF19.95.34.reg
      - CF19.95.35.reg
      - CF19.95.36.reg
      - CF19.95.37.reg
      - CF19.95.38.reg
      - CF19.95.39.reg
      - CF19.95.40.reg
      - CF19.95.41.reg
      - CF19.95.42.reg
      - CF19.95.43.reg
      - CF19.95.44.reg
      - CF19.95.45.reg
      - CF19.95.46.reg
      - CF19.95.47.reg
      - CF19.95.48.reg
      - CF19.95.49.reg
      - CF19.95.50.reg
      - CF19.95.51.reg
      - CF19.95.52.reg
      - CF19.95.53.reg
      - CF19.95.54.reg
      - CF19.95.55.reg
      - CF19.95.56.reg
      - CF19.95.57.reg
      - CF19.95.58.reg
      - CF19.95.59.reg
      - CF19.95.60.reg
      - CF19.95.61.reg
      - CF19.95.62.reg
      - CF19.95.63.reg
  - RegisterClassName: CF19.96.regclass
    Registers:
      - CF19.96.0.reg
      - CF19.96.1.reg
      - CF19.96.2.reg
      - CF19.96.3.reg
      - CF19.96.4.reg
      - CF19.96.5.reg
      - CF19.96.6.reg
      - CF19.96.7.reg
      - CF19.96.8.reg
      - CF19.96.9.reg
      - CF19.96.10.reg
      - CF19.96.11.reg
      - CF19.96.12.reg
      - CF19.96.13.reg
      - CF19.96.14.reg
      - CF19.96.15.reg
      - CF19.96.16.reg
      - CF19.96.17.reg
      - CF19.96.18.reg
      - CF19.96.19.reg
      - CF19.96.20.reg
      - CF19.96.21.reg
      - CF19.96.22.reg
      - CF19.96.23.reg
      - CF19.96.24.reg
      - CF19.96.25.reg
      - CF19.96.26.reg
      - CF19.96.27.reg
      - CF19.96.28.reg
      - CF19.96.29.reg
      - CF19.96.30.reg
      - CF19.96.31.reg
      - CF19.96.32.reg
      - CF19.96.33.reg
      - CF19.96.34.reg
      - CF19.96.35.reg
      - CF19.96.36.reg
      - CF19.96.37.reg
      - CF19.96.38.reg
      - CF19.96.39.reg
      - CF19.96.40.reg
      - CF19.96.41.reg
      - CF19.96.42.reg
      - CF19.96.43.reg
      - CF19.96.44.reg
      - CF19.96.45.reg
      - CF19.96.46.reg
      - CF19.96.47.reg
      - CF19.96.48.reg
      - CF19.96.49.reg
      - CF19.96.50.reg
      - CF19.96.51.reg
      - CF19.96.52.reg
      - CF19.96.53.reg
      - CF19.96.54.reg
      - CF19.96.55.reg
      - CF19.96.56.reg
      - CF19.96.57.reg
      - CF19.96.58.reg
      - CF19.96.59.reg
      - CF19.96.60.reg
      - CF19.96.61.reg
      - CF19.96.62.reg
      - CF19.96.63.reg
  - RegisterClassName: CF19.97.regclass
    Registers:
      - CF19.97.0.reg
      - CF19.97.1.reg
      - CF19.97.2.reg
      - CF19.97.3.reg
      - CF19.97.4.reg
      - CF19.97.5.reg
      - CF19.97.6.reg
      - CF19.97.7.reg
      - CF19.97.8.reg
      - CF19.97.9.reg
      - CF19.97.10.reg
      - CF19.97.11.reg
      - CF19.97.12.reg
      - CF19.97.13.reg
      - CF19.97.14.reg
      - CF19.97.15.reg
      - CF19.97.16.reg
      - CF19.97.17.reg
      - CF19.97.18.reg
      - CF19.97.19.reg
      - CF19.97.20.reg
      - CF19.97.21.reg
      - CF19.97.22.reg
      - CF19.97.23.reg
      - CF19.97.24.reg
      - CF19.97.25.reg
      - CF19.97.26.reg
      - CF19.97.27.reg
      - CF19.97.28.reg
      - CF19.97.29.reg
      - CF19.97.30.reg
      - CF19.97.31.reg
      - CF19.97.32.reg
      - CF19.97.33.reg
      - CF19.97.34.reg
      - CF19.97.35.reg
      - CF19.97.36.reg
      - CF19.97.37.reg
      - CF19.97.38.reg
      - CF19.97.39.reg
      - CF19.97.40.reg
      - CF19.97.41.reg
      - CF19.97.42.reg
      - CF19.97.43.reg
      - CF19.97.44.reg
      - CF19.97.45.reg
      - CF19.97.46.reg
      - CF19.97.47.reg
      - CF19.97.48.reg
      - CF19.97.49.reg
      - CF19.97.50.reg
      - CF19.97.51.reg
      - CF19.97.52.reg
      - CF19.97.53.reg
      - CF19.97.54.reg
      - CF19.97.55.reg
      - CF19.97.56.reg
      - CF19.97.57.reg
      - CF19.97.58.reg
      - CF19.97.59.reg
      - CF19.97.60.reg
      - CF19.97.61.reg
      - CF19.97.62.reg
      - CF19.97.63.reg
  - RegisterClassName: CF19.98.regclass
    Registers:
      - CF19.98.0.reg
      - CF19.98.1.reg
      - CF19.98.2.reg
      - CF19.98.3.reg
      - CF19.98.4.reg
      - CF19.98.5.reg
      - CF19.98.6.reg
      - CF19.98.7.reg
      - CF19.98.8.reg
      - CF19.98.9.reg
      - CF19.98.10.reg
      - CF19.98.11.reg
      - CF19.98.12.reg
      - CF19.98.13.reg
      - CF19.98.14.reg
      - CF19.98.15.reg
      - CF19.98.16.reg
      - CF19.98.17.reg
      - CF19.98.18.reg
      - CF19.98.19.reg
      - CF19.98.20.reg
      - CF19.98.21.reg
      - CF19.98.22.reg
      - CF19.98.23.reg
      - CF19.98.24.reg
      - CF19.98.25.reg
      - CF19.98.26.reg
      - CF19.98.27.reg
      - CF19.98.28.reg
      - CF19.98.29.reg
      - CF19.98.30.reg
      - CF19.98.31.reg
      - CF19.98.32.reg
      - CF19.98.33.reg
      - CF19.98.34.reg
      - CF19.98.35.reg
      - CF19.98.36.reg
      - CF19.98.37.reg
      - CF19.98.38.reg
      - CF19.98.39.reg
      - CF19.98.40.reg
      - CF19.98.41.reg
      - CF19.98.42.reg
      - CF19.98.43.reg
      - CF19.98.44.reg
      - CF19.98.45.reg
      - CF19.98.46.reg
      - CF19.98.47.reg
      - CF19.98.48.reg
      - CF19.98.49.reg
      - CF19.98.50.reg
      - CF19.98.51.reg
      - CF19.98.52.reg
      - CF19.98.53.reg
      - CF19.98.54.reg
      - CF19.98.55.reg
      - CF19.98.56.reg
      - CF19.98.57.reg
      - CF19.98.58.reg
      - CF19.98.59.reg
      - CF19.98.60.reg
      - CF19.98.61.reg
      - CF19.98.62.reg
      - CF19.98.63.reg
ISAs:
  - ISAName: CF19.0.isa
  - ISAName: CF19.1.isa
  - ISAName: CF19.2.isa
  - ISAName: CF19.3.isa
  - ISAName: CF19.4.isa
  - ISAName: CF19.5.isa
  - ISAName: CF19.6.isa
  - ISAName: CF19.7.isa
  - ISAName: CF19.8.isa
  - ISAName: CF19.9.isa
  - ISAName: CF19.10.isa
  - ISAName: CF19.11.isa
  - ISAName: CF19.12.isa
  - ISAName: CF19.13.isa
  - ISAName: CF19.14.isa
  - ISAName: CF19.15.isa
  - ISAName: CF19.16.isa
  - ISAName: CF19.17.isa
  - ISAName: CF19.18.isa
  - ISAName: CF19.19.isa
  - ISAName: CF19.20.isa
  - ISAName: CF19.21.isa
  - ISAName: CF19.22.isa
  - ISAName: CF19.23.isa
  - ISAName: CF19.24.isa
  - ISAName: CF19.25.isa
  - ISAName: CF19.26.isa
  - ISAName: CF19.27.isa
  - ISAName: CF19.28.isa
  - ISAName: CF19.29.isa
  - ISAName: CF19.30.isa
  - ISAName: CF19.31.isa
  - ISAName: CF19.32.isa
  - ISAName: CF19.33.isa
  - ISAName: CF19.34.isa
  - ISAName: CF19.35.isa
  - ISAName: CF19.36.isa
  - ISAName: CF19.37.isa
  - ISAName: CF19.38.isa
  - ISAName: CF19.39.isa
  - ISAName: CF19.40.isa
  - ISAName: CF19.41.isa
  - ISAName: CF19.42.isa
  - ISAName: CF19.43.isa
  - ISAName: CF19.44.isa
  - ISAName: CF19.45.isa
  - ISAName: CF19.46.isa
  - ISAName: CF19.47.isa
  - ISAName: CF19.48.isa
  - ISAName: CF19.49.isa
  - ISAName: CF19.50.isa
  - ISAName: CF19.51.isa
  - ISAName: CF19.52.isa
  - ISAName: CF19.53.isa
  - ISAName: CF19.54.isa
  - ISAName: CF19.55.isa
  - ISAName: CF19.56.isa
  - ISAName: CF19.57.isa
  - ISAName: CF19.58.isa
  - ISAName: CF19.59.isa
  - ISAName: CF19.60.isa
  - ISAName: CF19.61.isa
  - ISAName: CF19.62.isa
  - ISAName: CF19.63.isa
  - ISAName: CF19.64.isa
  - ISAName: CF19.65.isa
  - ISAName: CF19.66.isa
  - ISAName: CF19.67.isa
  - ISAName: CF19.68.isa
  - ISAName: CF19.69.isa
  - ISAName: CF19.70.isa
  - ISAName: CF19.71.isa
  - ISAName: CF19.72.isa
  - ISAName: CF19.73.isa
  - ISAName: CF19.74.isa
  - ISAName: CF19.75.isa
  - ISAName: CF19.76.isa
  - ISAName: CF19.77.isa
  - ISAName: CF19.78.isa
  - ISAName: CF19.79.isa
  - ISAName: CF19.80.isa
  - ISAName: CF19.81.isa
  - ISAName: CF19.82.isa
  - ISAName: CF19.83.isa
  - ISAName: CF19.84.isa
  - ISAName: CF19.85.isa
  - ISAName: CF19.86.isa
  - ISAName: CF19.87.isa
  - ISAName: CF19.88.isa
  - ISAName: CF19.89.isa
  - ISAName: CF19.90.isa
  - ISAName: CF19.91.isa
  - ISAName: CF19.92.isa
  - ISAName: CF19.93.isa
  - ISAName: CF19.94.isa
  - ISAName: CF19.95.isa
  - ISAName: CF19.96.isa
  - ISAName: CF19.97.isa
  - ISAName: CF19.98.isa
InstFormats:
  - InstFormatName: CF19.0.if
    ISA: CF19.0.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.0.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.0.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.0.regclass
  - InstFormatName: CF19.1.if
    ISA: CF19.1.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.1.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.1.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.1.regclass
  - InstFormatName: CF19.2.if
    ISA: CF19.2.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.2.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.2.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.2.regclass
  - InstFormatName: CF19.3.if
    ISA: CF19.3.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.3.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.3.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.3.regclass
  - InstFormatName: CF19.4.if
    ISA: CF19.4.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.4.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.4.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.4.regclass
  - InstFormatName: CF19.5.if
    ISA: CF19.5.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.5.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.5.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.5.regclass
  - InstFormatName: CF19.6.if
    ISA: CF19.6.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.6.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.6.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.6.regclass
  - InstFormatName: CF19.7.if
    ISA: CF19.7.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.7.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.7.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.7.regclass
  - InstFormatName: CF19.8.if
    ISA: CF19.8.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.8.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.8.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.8.regclass
  - InstFormatName: CF19.9.if
    ISA: CF19.9.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.9.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.9.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.9.regclass
  - InstFormatName: CF19.10.if
    ISA: CF19.10.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.10.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.10.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.10.regclass
  - InstFormatName: CF19.11.if
    ISA: CF19.11.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.11.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.11.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.11.regclass
  - InstFormatName: CF19.12.if
    ISA: CF19.12.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.12.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.12.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.12.regclass
  - InstFormatName: CF19.13.if
    ISA: CF19.13.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.13.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.13.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.13.regclass
  - InstFormatName: CF19.14.if
    ISA: CF19.14.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.14.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.14.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.14.regclass
  - InstFormatName: CF19.15.if
    ISA: CF19.15.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.15.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.15.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.15.regclass
  - InstFormatName: CF19.16.if
    ISA: CF19.16.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.16.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.16.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.16.regclass
  - InstFormatName: CF19.17.if
    ISA: CF19.17.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.17.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.17.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.17.regclass
  - InstFormatName: CF19.18.if
    ISA: CF19.18.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.18.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.18.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.18.regclass
  - InstFormatName: CF19.19.if
    ISA: CF19.19.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.19.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.19.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.19.regclass
  - InstFormatName: CF19.20.if
    ISA: CF19.20.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.20.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.20.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.20.regclass
  - InstFormatName: CF19.21.if
    ISA: CF19.21.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.21.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.21.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.21.regclass
  - InstFormatName: CF19.22.if
    ISA: CF19.22.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.22.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.22.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.22.regclass
  - InstFormatName: CF19.23.if
    ISA: CF19.23.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.23.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.23.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.23.regclass
  - InstFormatName: CF19.24.if
    ISA: CF19.24.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.24.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.24.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.24.regclass
  - InstFormatName: CF19.25.if
    ISA: CF19.25.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.25.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.25.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.25.regclass
  - InstFormatName: CF19.26.if
    ISA: CF19.26.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.26.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.26.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.26.regclass
  - InstFormatName: CF19.27.if
    ISA: CF19.27.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.27.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.27.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.27.regclass
  - InstFormatName: CF19.28.if
    ISA: CF19.28.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.28.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.28.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.28.regclass
  - InstFormatName: CF19.29.if
    ISA: CF19.29.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.29.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.29.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.29.regclass
  - InstFormatName: CF19.30.if
    ISA: CF19.30.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.30.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.30.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.30.regclass
  - InstFormatName: CF19.31.if
    ISA: CF19.31.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.31.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.31.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.31.regclass
  - InstFormatName: CF19.32.if
    ISA: CF19.32.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.32.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.32.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.32.regclass
  - InstFormatName: CF19.33.if
    ISA: CF19.33.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.33.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.33.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.33.regclass
  - InstFormatName: CF19.34.if
    ISA: CF19.34.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.34.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.34.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.34.regclass
  - InstFormatName: CF19.35.if
    ISA: CF19.35.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.35.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.35.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.35.regclass
  - InstFormatName: CF19.36.if
    ISA: CF19.36.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.36.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.36.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.36.regclass
  - InstFormatName: CF19.37.if
    ISA: CF19.37.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.37.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.37.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.37.regclass
  - InstFormatName: CF19.38.if
    ISA: CF19.38.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.38.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.38.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.38.regclass
  - InstFormatName: CF19.39.if
    ISA: CF19.39.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.39.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.39.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.39.regclass
  - InstFormatName: CF19.40.if
    ISA: CF19.40.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.40.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.40.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.40.regclass
  - InstFormatName: CF19.41.if
    ISA: CF19.41.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.41.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.41.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.41.regclass
  - InstFormatName: CF19.42.if
    ISA: CF19.42.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.42.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.42.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.42.regclass
  - InstFormatName: CF19.43.if
    ISA: CF19.43.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.43.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.43.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.43.regclass
  - InstFormatName: CF19.44.if
    ISA: CF19.44.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.44.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.44.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.44.regclass
  - InstFormatName: CF19.45.if
    ISA: CF19.45.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.45.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.45.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.45.regclass
  - InstFormatName: CF19.46.if
    ISA: CF19.46.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.46.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.46.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.46.regclass
  - InstFormatName: CF19.47.if
    ISA: CF19.47.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.47.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.47.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.47.regclass
  - InstFormatName: CF19.48.if
    ISA: CF19.48.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.48.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.48.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.48.regclass
  - InstFormatName: CF19.49.if
    ISA: CF19.49.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.49.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.49.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.49.regclass
  - InstFormatName: CF19.50.if
    ISA: CF19.50.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.50.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.50.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.50.regclass
  - InstFormatName: CF19.51.if
    ISA: CF19.51.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.51.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.51.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.51.regclass
  - InstFormatName: CF19.52.if
    ISA: CF19.52.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.52.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.52.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.52.regclass
  - InstFormatName: CF19.53.if
    ISA: CF19.53.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.53.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.53.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.53.regclass
  - InstFormatName: CF19.54.if
    ISA: CF19.54.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.54.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.54.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.54.regclass
  - InstFormatName: CF19.55.if
    ISA: CF19.55.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.55.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.55.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.55.regclass
  - InstFormatName: CF19.56.if
    ISA: CF19.56.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.56.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.56.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.56.regclass
  - InstFormatName: CF19.57.if
    ISA: CF19.57.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.57.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.57.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.57.regclass
  - InstFormatName: CF19.58.if
    ISA: CF19.58.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.58.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.58.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.58.regclass
  - InstFormatName: CF19.59.if
    ISA: CF19.59.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.59.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.59.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.59.regclass
  - InstFormatName: CF19.60.if
    ISA: CF19.60.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.60.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.60.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.60.regclass
  - InstFormatName: CF19.61.if
    ISA: CF19.61.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.61.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.61.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.61.regclass
  - InstFormatName: CF19.62.if
    ISA: CF19.62.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.62.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.62.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.62.regclass
  - InstFormatName: CF19.63.if
    ISA: CF19.63.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.63.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.63.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.63.regclass
  - InstFormatName: CF19.64.if
    ISA: CF19.64.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.64.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.64.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.64.regclass
  - InstFormatName: CF19.65.if
    ISA: CF19.65.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.65.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.65.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.65.regclass
  - InstFormatName: CF19.66.if
    ISA: CF19.66.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.66.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.66.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.66.regclass
  - InstFormatName: CF19.67.if
    ISA: CF19.67.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.67.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.67.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.67.regclass
  - InstFormatName: CF19.68.if
    ISA: CF19.68.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.68.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.68.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.68.regclass
  - InstFormatName: CF19.69.if
    ISA: CF19.69.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.69.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.69.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.69.regclass
  - InstFormatName: CF19.70.if
    ISA: CF19.70.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.70.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.70.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.70.regclass
  - InstFormatName: CF19.71.if
    ISA: CF19.71.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.71.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.71.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.71.regclass
  - InstFormatName: CF19.72.if
    ISA: CF19.72.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.72.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.72.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.72.regclass
  - InstFormatName: CF19.73.if
    ISA: CF19.73.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.73.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.73.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.73.regclass
  - InstFormatName: CF19.74.if
    ISA: CF19.74.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.74.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.74.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.74.regclass
  - InstFormatName: CF19.75.if
    ISA: CF19.75.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.75.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.75.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.75.regclass
  - InstFormatName: CF19.76.if
    ISA: CF19.76.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.76.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.76.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.76.regclass
  - InstFormatName: CF19.77.if
    ISA: CF19.77.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.77.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.77.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.77.regclass
  - InstFormatName: CF19.78.if
    ISA: CF19.78.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.78.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.78.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.78.regclass
  - InstFormatName: CF19.79.if
    ISA: CF19.79.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.79.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.79.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.79.regclass
  - InstFormatName: CF19.80.if
    ISA: CF19.80.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.80.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.80.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.80.regclass
  - InstFormatName: CF19.81.if
    ISA: CF19.81.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.81.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.81.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.81.regclass
  - InstFormatName: CF19.82.if
    ISA: CF19.82.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.82.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.82.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.82.regclass
  - InstFormatName: CF19.83.if
    ISA: CF19.83.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.83.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.83.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.83.regclass
  - InstFormatName: CF19.84.if
    ISA: CF19.84.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.84.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.84.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.84.regclass
  - InstFormatName: CF19.85.if
    ISA: CF19.85.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.85.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.85.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.85.regclass
  - InstFormatName: CF19.86.if
    ISA: CF19.86.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.86.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.86.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.86.regclass
  - InstFormatName: CF19.87.if
    ISA: CF19.87.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.87.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.87.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.87.regclass
  - InstFormatName: CF19.88.if
    ISA: CF19.88.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.88.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.88.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.88.regclass
  - InstFormatName: CF19.89.if
    ISA: CF19.89.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.89.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.89.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.89.regclass
  - InstFormatName: CF19.90.if
    ISA: CF19.90.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.90.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.90.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.90.regclass
  - InstFormatName: CF19.91.if
    ISA: CF19.91.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.91.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.91.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.91.regclass
  - InstFormatName: CF19.92.if
    ISA: CF19.92.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.92.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.92.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.92.regclass
  - InstFormatName: CF19.93.if
    ISA: CF19.93.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.93.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.93.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.93.regclass
  - InstFormatName: CF19.94.if
    ISA: CF19.94.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.94.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.94.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.94.regclass
  - InstFormatName: CF19.95.if
    ISA: CF19.95.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.95.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.95.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.95.regclass
  - InstFormatName: CF19.96.if
    ISA: CF19.96.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.96.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.96.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.96.regclass
  - InstFormatName: CF19.97.if
    ISA: CF19.97.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.97.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.97.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.97.regclass
  - InstFormatName: CF19.98.if
    ISA: CF19.98.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.98.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.98.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.98.regclass
Insts:
  - Inst: CF19.0.0.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.0.1.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.0.2.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.0.3.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.0.4.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.0.5.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.0.6.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.7.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.8.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.0.9.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.0.10.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.0.11.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.0.12.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.0.13.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.0.14.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.15.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.16.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.0.17.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.0.18.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.0.19.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.0.20.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.0.21.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.0.22.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.23.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.24.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.0.25.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.0.26.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.0.27.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.0.28.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.0.29.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.0.30.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.31.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.32.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.0.33.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.0.34.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.0.35.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.0.36.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.0.37.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.0.38.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.39.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.40.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.0.41.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.0.42.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.0.43.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.0.44.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.0.45.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.0.46.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.47.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.48.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.0.49.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.0.50.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.0.51.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.0.52.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.0.53.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.0.54.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.55.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.56.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.0.57.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.0.58.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.0.59.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.0.60.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.0.61.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.0.62.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.63.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.0.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.1.1.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.1.2.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.1.3.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.1.4.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.1.5.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.1.6.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.7.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.8.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.1.9.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.1.10.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.1.11.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.1.12.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.1.13.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.1.14.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.15.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.16.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.1.17.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.1.18.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.1.19.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.1.20.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.1.21.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.1.22.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.23.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.24.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.1.25.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.1.26.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.1.27.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.1.28.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.1.29.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.1.30.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.31.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.32.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.1.33.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.1.34.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.1.35.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.1.36.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.1.37.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.1.38.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.39.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.40.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.1.41.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.1.42.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.1.43.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.1.44.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.1.45.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.1.46.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.47.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.48.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.1.49.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.1.50.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.1.51.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.1.52.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.1.53.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.1.54.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.55.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.1.56.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.1.57.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.1.58.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.1.59.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.1.60.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.1.61.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.1.62.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.1.63.inst
    ISA: CF19.1.isa
    InstFormat: CF19.1.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.0.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.2.1.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.2.2.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.2.3.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.2.4.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.2.5.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.2.6.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.7.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.8.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.2.9.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.2.10.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.2.11.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.2.12.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.2.13.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.2.14.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.15.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.16.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.2.17.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.2.18.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.2.19.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.2.20.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.2.21.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.2.22.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.23.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.24.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.2.25.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.2.26.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.2.27.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.2.28.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.2.29.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.2.30.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.31.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.32.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.2.33.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.2.34.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.2.35.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.2.36.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.2.37.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.2.38.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.39.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.40.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.2.41.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.2.42.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.2.43.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.2.44.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.2.45.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.2.46.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.47.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.48.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.2.49.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.2.50.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.2.51.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.2.52.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.2.53.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.2.54.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.55.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.2.56.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.2.57.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.2.58.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.2.59.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.2.60.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.2.61.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.2.62.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.2.63.inst
    ISA: CF19.2.isa
    InstFormat: CF19.2.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.0.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.3.1.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.3.2.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.3.3.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.3.4.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.3.5.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.3.6.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.7.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.8.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.3.9.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.3.10.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.3.11.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.3.12.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.3.13.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.3.14.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.15.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.16.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.3.17.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.3.18.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.3.19.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.3.20.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.3.21.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.3.22.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.23.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.24.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.3.25.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.3.26.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.3.27.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.3.28.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.3.29.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.3.30.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.31.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.32.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.3.33.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.3.34.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.3.35.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.3.36.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.3.37.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.3.38.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.39.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.40.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.3.41.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.3.42.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.3.43.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.3.44.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.3.45.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.3.46.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.47.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.48.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.3.49.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.3.50.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.3.51.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.3.52.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.3.53.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.3.54.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.55.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.3.56.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.3.57.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.3.58.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.3.59.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.3.60.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.3.61.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.3.62.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.3.63.inst
    ISA: CF19.3.isa
    InstFormat: CF19.3.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.0.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.4.1.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.4.2.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.4.3.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.4.4.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.4.5.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.4.6.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.7.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.8.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.4.9.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.4.10.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.4.11.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.4.12.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.4.13.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.4.14.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.15.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.16.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.4.17.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.4.18.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.4.19.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.4.20.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.4.21.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.4.22.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.23.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.24.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.4.25.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.4.26.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.4.27.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.4.28.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.4.29.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.4.30.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.31.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.32.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.4.33.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.4.34.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.4.35.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.4.36.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.4.37.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.4.38.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.39.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.40.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.4.41.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.4.42.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.4.43.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.4.44.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.4.45.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.4.46.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.47.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.48.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.4.49.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.4.50.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.4.51.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.4.52.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.4.53.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.4.54.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.55.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.4.56.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.4.57.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.4.58.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.4.59.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.4.60.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.4.61.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.4.62.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.4.63.inst
    ISA: CF19.4.isa
    InstFormat: CF19.4.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.0.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.5.1.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.5.2.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.5.3.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.5.4.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.5.5.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.5.6.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.7.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.8.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.5.9.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.5.10.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.5.11.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.5.12.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.5.13.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.5.14.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.15.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.16.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.5.17.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.5.18.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.5.19.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.5.20.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.5.21.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.5.22.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.23.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.24.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.5.25.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.5.26.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.5.27.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.5.28.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.5.29.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.5.30.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.31.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.32.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.5.33.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.5.34.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.5.35.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.5.36.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.5.37.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.5.38.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.39.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.40.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.5.41.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.5.42.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.5.43.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.5.44.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.5.45.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.5.46.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.47.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.48.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.5.49.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.5.50.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.5.51.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.5.52.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.5.53.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.5.54.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.55.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.5.56.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.5.57.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.5.58.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.5.59.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.5.60.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.5.61.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.5.62.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.5.63.inst
    ISA: CF19.5.isa
    InstFormat: CF19.5.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.0.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.6.1.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.6.2.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.6.3.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.6.4.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.6.5.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.6.6.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.7.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.8.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.6.9.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.6.10.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.6.11.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.6.12.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.6.13.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.6.14.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.15.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.16.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.6.17.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.6.18.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.6.19.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.6.20.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.6.21.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.6.22.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.23.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.24.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.6.25.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.6.26.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.6.27.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.6.28.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.6.29.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.6.30.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.31.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.32.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.6.33.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.6.34.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.6.35.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.6.36.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.6.37.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.6.38.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.39.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.40.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.6.41.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.6.42.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.6.43.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.6.44.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.6.45.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.6.46.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.47.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.48.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.6.49.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.6.50.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.6.51.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.6.52.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.6.53.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.6.54.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.55.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.6.56.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.6.57.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.6.58.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.6.59.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.6.60.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.6.61.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.6.62.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.6.63.inst
    ISA: CF19.6.isa
    InstFormat: CF19.6.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.0.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.7.1.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.7.2.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.7.3.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.7.4.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.7.5.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.7.6.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.7.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.8.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.7.9.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.7.10.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.7.11.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.7.12.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.7.13.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.7.14.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.15.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.16.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.7.17.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.7.18.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.7.19.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.7.20.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.7.21.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.7.22.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.23.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.24.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.7.25.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.7.26.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.7.27.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.7.28.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.7.29.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.7.30.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.31.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.32.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.7.33.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.7.34.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.7.35.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.7.36.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.7.37.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.7.38.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.39.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.40.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.7.41.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.7.42.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.7.43.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.7.44.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.7.45.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.7.46.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.47.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.48.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.7.49.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.7.50.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.7.51.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.7.52.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.7.53.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.7.54.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.55.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.7.56.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.7.57.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.7.58.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.7.59.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.7.60.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.7.61.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.7.62.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.7.63.inst
    ISA: CF19.7.isa
    InstFormat: CF19.7.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.0.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.8.1.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.8.2.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.8.3.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.8.4.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.8.5.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.8.6.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.7.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.8.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.8.9.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.8.10.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.8.11.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.8.12.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.8.13.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.8.14.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.15.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.16.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.8.17.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.8.18.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.8.19.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.8.20.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.8.21.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.8.22.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.23.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.24.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.8.25.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.8.26.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.8.27.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.8.28.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.8.29.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.8.30.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.31.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.32.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.8.33.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.8.34.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.8.35.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.8.36.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.8.37.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.8.38.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.39.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.40.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.8.41.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.8.42.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.8.43.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.8.44.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.8.45.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.8.46.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.47.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.48.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.8.49.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.8.50.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.8.51.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.8.52.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.8.53.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.8.54.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.55.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.8.56.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.8.57.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.8.58.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.8.59.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.8.60.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.8.61.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.8.62.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.8.63.inst
    ISA: CF19.8.isa
    InstFormat: CF19.8.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.0.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.9.1.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.9.2.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.9.3.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.9.4.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.9.5.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.9.6.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.7.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.8.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.9.9.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.9.10.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.9.11.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.9.12.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.9.13.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.9.14.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.15.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.16.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.9.17.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.9.18.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.9.19.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.9.20.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.9.21.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.9.22.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.23.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.24.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.9.25.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.9.26.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.9.27.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.9.28.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.9.29.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.9.30.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.31.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.32.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.9.33.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.9.34.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.9.35.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.9.36.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.9.37.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.9.38.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.39.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.40.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.9.41.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.9.42.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.9.43.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.9.44.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.9.45.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.9.46.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.47.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.48.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.9.49.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.9.50.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.9.51.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.9.52.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.9.53.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.9.54.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.55.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.9.56.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.9.57.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.9.58.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.9.59.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.9.60.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.9.61.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.9.62.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.9.63.inst
    ISA: CF19.9.isa
    InstFormat: CF19.9.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.0.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.10.1.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.10.2.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.10.3.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.10.4.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.10.5.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.10.6.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.7.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.8.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.10.9.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.10.10.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.10.11.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.10.12.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.10.13.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.10.14.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.15.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.16.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.10.17.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.10.18.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.10.19.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.10.20.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.10.21.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.10.22.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.23.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.24.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.10.25.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.10.26.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.10.27.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.10.28.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.10.29.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.10.30.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.31.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.32.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.10.33.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.10.34.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.10.35.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.10.36.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.10.37.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.10.38.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.39.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.40.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.10.41.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.10.42.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.10.43.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.10.44.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.10.45.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.10.46.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.47.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.48.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.10.49.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.10.50.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.10.51.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.10.52.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.10.53.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.10.54.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.55.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.10.56.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.10.57.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.10.58.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.10.59.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.10.60.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.10.61.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.10.62.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.10.63.inst
    ISA: CF19.10.isa
    InstFormat: CF19.10.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.0.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.11.1.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.11.2.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.11.3.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.11.4.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.11.5.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.11.6.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.7.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.8.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.11.9.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.11.10.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.11.11.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.11.12.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.11.13.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.11.14.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.15.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.16.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.11.17.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.11.18.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.11.19.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.11.20.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.11.21.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.11.22.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.23.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.24.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.11.25.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.11.26.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.11.27.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.11.28.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.11.29.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.11.30.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.31.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.32.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.11.33.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.11.34.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.11.35.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.11.36.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.11.37.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.11.38.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.39.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.40.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.11.41.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.11.42.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.11.43.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.11.44.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.11.45.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.11.46.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.47.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.48.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.11.49.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.11.50.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.11.51.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.11.52.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.11.53.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.11.54.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.55.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.11.56.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.11.57.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.11.58.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.11.59.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.11.60.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.11.61.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.11.62.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.11.63.inst
    ISA: CF19.11.isa
    InstFormat: CF19.11.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.0.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.12.1.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.12.2.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.12.3.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.12.4.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.12.5.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.12.6.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.7.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.8.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.12.9.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.12.10.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.12.11.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.12.12.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.12.13.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.12.14.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.15.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.16.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.12.17.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.12.18.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.12.19.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.12.20.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.12.21.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.12.22.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.23.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.24.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.12.25.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.12.26.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.12.27.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.12.28.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.12.29.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.12.30.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.31.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.32.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.12.33.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.12.34.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.12.35.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.12.36.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.12.37.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.12.38.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.39.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.40.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.12.41.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.12.42.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.12.43.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.12.44.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.12.45.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.12.46.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.47.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.48.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.12.49.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.12.50.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.12.51.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.12.52.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.12.53.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.12.54.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.55.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.12.56.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.12.57.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.12.58.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.12.59.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.12.60.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.12.61.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.12.62.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.12.63.inst
    ISA: CF19.12.isa
    InstFormat: CF19.12.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.0.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.13.1.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.13.2.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.13.3.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.13.4.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.13.5.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.13.6.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.7.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.8.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.13.9.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.13.10.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.13.11.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.13.12.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.13.13.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.13.14.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.15.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.16.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.13.17.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.13.18.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.13.19.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.13.20.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.13.21.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.13.22.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.23.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.24.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.13.25.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.13.26.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.13.27.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.13.28.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.13.29.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.13.30.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.31.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.32.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.13.33.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.13.34.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.13.35.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.13.36.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.13.37.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.13.38.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.39.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.40.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.13.41.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.13.42.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.13.43.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.13.44.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.13.45.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.13.46.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.47.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.48.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.13.49.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.13.50.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.13.51.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.13.52.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.13.53.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.13.54.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.55.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.13.56.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.13.57.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.13.58.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.13.59.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.13.60.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.13.61.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.13.62.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.13.63.inst
    ISA: CF19.13.isa
    InstFormat: CF19.13.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.0.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.14.1.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.14.2.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.14.3.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.14.4.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.14.5.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.14.6.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.7.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.8.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.14.9.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.14.10.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.14.11.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.14.12.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.14.13.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.14.14.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.15.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.16.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.14.17.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.14.18.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.14.19.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.14.20.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.14.21.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.14.22.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.23.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.24.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.14.25.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.14.26.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.14.27.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.14.28.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.14.29.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.14.30.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.31.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.32.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.14.33.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.14.34.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.14.35.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.14.36.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.14.37.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.14.38.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.39.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.40.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.14.41.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.14.42.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.14.43.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.14.44.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.14.45.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.14.46.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.47.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.48.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.14.49.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.14.50.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.14.51.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.14.52.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.14.53.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.14.54.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.55.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.14.56.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.14.57.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.14.58.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.14.59.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.14.60.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.14.61.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.14.62.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.14.63.inst
    ISA: CF19.14.isa
    InstFormat: CF19.14.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.0.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.15.1.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.15.2.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.15.3.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.15.4.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.15.5.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.15.6.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.7.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.8.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.15.9.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.15.10.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.15.11.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.15.12.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.15.13.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.15.14.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.15.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.16.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.15.17.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.15.18.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.15.19.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.15.20.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.15.21.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.15.22.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.23.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.24.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.15.25.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.15.26.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.15.27.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.15.28.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.15.29.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.15.30.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.31.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.32.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.15.33.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.15.34.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.15.35.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.15.36.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.15.37.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.15.38.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.39.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.40.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.15.41.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.15.42.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.15.43.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.15.44.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.15.45.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.15.46.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.47.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.48.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.15.49.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.15.50.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.15.51.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.15.52.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.15.53.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.15.54.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.55.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.15.56.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.15.57.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.15.58.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.15.59.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.15.60.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.15.61.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.15.62.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.15.63.inst
    ISA: CF19.15.isa
    InstFormat: CF19.15.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.0.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.16.1.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.16.2.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.16.3.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.16.4.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.16.5.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.16.6.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.7.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.8.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.16.9.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.16.10.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.16.11.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.16.12.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.16.13.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.16.14.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.15.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.16.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.16.17.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.16.18.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.16.19.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.16.20.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.16.21.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.16.22.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.23.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.24.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.16.25.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.16.26.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.16.27.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.16.28.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.16.29.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.16.30.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.31.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.32.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.16.33.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.16.34.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.16.35.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.16.36.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.16.37.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.16.38.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.39.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.40.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.16.41.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.16.42.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.16.43.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.16.44.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.16.45.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.16.46.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.47.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.48.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.16.49.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.16.50.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.16.51.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.16.52.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.16.53.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.16.54.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.55.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.16.56.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.16.57.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.16.58.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.16.59.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.16.60.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.16.61.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.16.62.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.16.63.inst
    ISA: CF19.16.isa
    InstFormat: CF19.16.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.0.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.17.1.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.17.2.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.17.3.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.17.4.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.17.5.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.17.6.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.7.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.8.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.17.9.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.17.10.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.17.11.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.17.12.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.17.13.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.17.14.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.15.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.16.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.17.17.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.17.18.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.17.19.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.17.20.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.17.21.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.17.22.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.23.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.24.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.17.25.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.17.26.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.17.27.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.17.28.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.17.29.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.17.30.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.31.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.32.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.17.33.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.17.34.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.17.35.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.17.36.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.17.37.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.17.38.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.39.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.40.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.17.41.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.17.42.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.17.43.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.17.44.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.17.45.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.17.46.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.47.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.48.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.17.49.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.17.50.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.17.51.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.17.52.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.17.53.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.17.54.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.55.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.17.56.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.17.57.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.17.58.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.17.59.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.17.60.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.17.61.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.17.62.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.17.63.inst
    ISA: CF19.17.isa
    InstFormat: CF19.17.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.0.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.18.1.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.18.2.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.18.3.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.18.4.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.18.5.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.18.6.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.7.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.8.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.18.9.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.18.10.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.18.11.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.18.12.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.18.13.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.18.14.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.15.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.16.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.18.17.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.18.18.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.18.19.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.18.20.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.18.21.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.18.22.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.23.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.24.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.18.25.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.18.26.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.18.27.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.18.28.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.18.29.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.18.30.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.31.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.32.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.18.33.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.18.34.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.18.35.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.18.36.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.18.37.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.18.38.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.39.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.40.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.18.41.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.18.42.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.18.43.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.18.44.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.18.45.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.18.46.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.47.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.48.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.18.49.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.18.50.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.18.51.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.18.52.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.18.53.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.18.54.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.55.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.18.56.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.18.57.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.18.58.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.18.59.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.18.60.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.18.61.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.18.62.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.18.63.inst
    ISA: CF19.18.isa
    InstFormat: CF19.18.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.0.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.19.1.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.19.2.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.19.3.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.19.4.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.19.5.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.19.6.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.7.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.8.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.19.9.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.19.10.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.19.11.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.19.12.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.19.13.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.19.14.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.15.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.16.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.19.17.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.19.18.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.19.19.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.19.20.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.19.21.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.19.22.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.23.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.24.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.19.25.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.19.26.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.19.27.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.19.28.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.19.29.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.19.30.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.31.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.32.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.19.33.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.19.34.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.19.35.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.19.36.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.19.37.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.19.38.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.39.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.40.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.19.41.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.19.42.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.19.43.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.19.44.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.19.45.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.19.46.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.47.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.48.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.19.49.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.19.50.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.19.51.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.19.52.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.19.53.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.19.54.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.55.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.19.56.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.19.57.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.19.58.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.19.59.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.19.60.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.19.61.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.19.62.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.19.63.inst
    ISA: CF19.19.isa
    InstFormat: CF19.19.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.0.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.20.1.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.20.2.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.20.3.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.20.4.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.20.5.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.20.6.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.7.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.8.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.20.9.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.20.10.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.20.11.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.20.12.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.20.13.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.20.14.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.15.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.16.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.20.17.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.20.18.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.20.19.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.20.20.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.20.21.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.20.22.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.23.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.24.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.20.25.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.20.26.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.20.27.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.20.28.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.20.29.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.20.30.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.31.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.32.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.20.33.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.20.34.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.20.35.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.20.36.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.20.37.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.20.38.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.39.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.40.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.20.41.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.20.42.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.20.43.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.20.44.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.20.45.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.20.46.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.47.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.48.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.20.49.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.20.50.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.20.51.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.20.52.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.20.53.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.20.54.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.55.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.20.56.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.20.57.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.20.58.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.20.59.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.20.60.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.20.61.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.20.62.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.20.63.inst
    ISA: CF19.20.isa
    InstFormat: CF19.20.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.0.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.21.1.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.21.2.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.21.3.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.21.4.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.21.5.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.21.6.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.7.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.8.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.21.9.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.21.10.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.21.11.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.21.12.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.21.13.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.21.14.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.15.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.16.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.21.17.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.21.18.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.21.19.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.21.20.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.21.21.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.21.22.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.23.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.24.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.21.25.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.21.26.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.21.27.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.21.28.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.21.29.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.21.30.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.31.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.32.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.21.33.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.21.34.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.21.35.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.21.36.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.21.37.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.21.38.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.39.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.40.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.21.41.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.21.42.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.21.43.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.21.44.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.21.45.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.21.46.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.47.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.48.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.21.49.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.21.50.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.21.51.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.21.52.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.21.53.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.21.54.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.55.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.21.56.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.21.57.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.21.58.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.21.59.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.21.60.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.21.61.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.21.62.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.21.63.inst
    ISA: CF19.21.isa
    InstFormat: CF19.21.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.0.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.22.1.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.22.2.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.22.3.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.22.4.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.22.5.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.22.6.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.7.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.8.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.22.9.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.22.10.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.22.11.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.22.12.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.22.13.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.22.14.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.15.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.16.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.22.17.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.22.18.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.22.19.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.22.20.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.22.21.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.22.22.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.23.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.24.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.22.25.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.22.26.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.22.27.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.22.28.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.22.29.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.22.30.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.31.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.32.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.22.33.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.22.34.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.22.35.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.22.36.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.22.37.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.22.38.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.39.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.40.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.22.41.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.22.42.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.22.43.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.22.44.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.22.45.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.22.46.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.47.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.48.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.22.49.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.22.50.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.22.51.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.22.52.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.22.53.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.22.54.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.55.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.22.56.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.22.57.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.22.58.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.22.59.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.22.60.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.22.61.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.22.62.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.22.63.inst
    ISA: CF19.22.isa
    InstFormat: CF19.22.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.0.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.23.1.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.23.2.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.23.3.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.23.4.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.23.5.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.23.6.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.7.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.8.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.23.9.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.23.10.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.23.11.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.23.12.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.23.13.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.23.14.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.15.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.16.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.23.17.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.23.18.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.23.19.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.23.20.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.23.21.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.23.22.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.23.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.24.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.23.25.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.23.26.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.23.27.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.23.28.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.23.29.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.23.30.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.31.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.32.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.23.33.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.23.34.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.23.35.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.23.36.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.23.37.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.23.38.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.39.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.40.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.23.41.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.23.42.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.23.43.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.23.44.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.23.45.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.23.46.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.47.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.48.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.23.49.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.23.50.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.23.51.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.23.52.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.23.53.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.23.54.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.55.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.23.56.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.23.57.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.23.58.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.23.59.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.23.60.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.23.61.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.23.62.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.23.63.inst
    ISA: CF19.23.isa
    InstFormat: CF19.23.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.0.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.24.1.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.24.2.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.24.3.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.24.4.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.24.5.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.24.6.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.7.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.8.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.24.9.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.24.10.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.24.11.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.24.12.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.24.13.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.24.14.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.15.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.16.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.24.17.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.24.18.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.24.19.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.24.20.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.24.21.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.24.22.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.23.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.24.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.24.25.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.24.26.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.24.27.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.24.28.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.24.29.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.24.30.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.31.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.32.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.24.33.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.24.34.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.24.35.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.24.36.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.24.37.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.24.38.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.39.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.40.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.24.41.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.24.42.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.24.43.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.24.44.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.24.45.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.24.46.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.47.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.48.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.24.49.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.24.50.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.24.51.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.24.52.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.24.53.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.24.54.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.55.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.24.56.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.24.57.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.24.58.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.24.59.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.24.60.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.24.61.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.24.62.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.24.63.inst
    ISA: CF19.24.isa
    InstFormat: CF19.24.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.0.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.25.1.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.25.2.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.25.3.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.25.4.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.25.5.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.25.6.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.7.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.8.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.25.9.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.25.10.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.25.11.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.25.12.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.25.13.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.25.14.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.15.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.16.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.25.17.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.25.18.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.25.19.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.25.20.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.25.21.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.25.22.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.23.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.24.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.25.25.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.25.26.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.25.27.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.25.28.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.25.29.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.25.30.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.31.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.32.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.25.33.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.25.34.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.25.35.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.25.36.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.25.37.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.25.38.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.39.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.40.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.25.41.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.25.42.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.25.43.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.25.44.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.25.45.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.25.46.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.47.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.48.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.25.49.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.25.50.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.25.51.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.25.52.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.25.53.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.25.54.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.55.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.25.56.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.25.57.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.25.58.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.25.59.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.25.60.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.25.61.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.25.62.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.25.63.inst
    ISA: CF19.25.isa
    InstFormat: CF19.25.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.0.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.26.1.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.26.2.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.26.3.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.26.4.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.26.5.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.26.6.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.7.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.8.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.26.9.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.26.10.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.26.11.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.26.12.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.26.13.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.26.14.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.15.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.16.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.26.17.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.26.18.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.26.19.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.26.20.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.26.21.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.26.22.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.23.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.24.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.26.25.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.26.26.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.26.27.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.26.28.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.26.29.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.26.30.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.31.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.32.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.26.33.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.26.34.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.26.35.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.26.36.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.26.37.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.26.38.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.39.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.40.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.26.41.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.26.42.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.26.43.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.26.44.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.26.45.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.26.46.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.47.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.48.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.26.49.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.26.50.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.26.51.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.26.52.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.26.53.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.26.54.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.55.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.26.56.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.26.57.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.26.58.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.26.59.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.26.60.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.26.61.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.26.62.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.26.63.inst
    ISA: CF19.26.isa
    InstFormat: CF19.26.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.0.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.27.1.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.27.2.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.27.3.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.27.4.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.27.5.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.27.6.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.7.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.8.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.27.9.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.27.10.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.27.11.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.27.12.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.27.13.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.27.14.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.15.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.16.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.27.17.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.27.18.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.27.19.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.27.20.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.27.21.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.27.22.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.23.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.24.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.27.25.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.27.26.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.27.27.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.27.28.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.27.29.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.27.30.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.31.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.32.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.27.33.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.27.34.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.27.35.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.27.36.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.27.37.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.27.38.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.39.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.40.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.27.41.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.27.42.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.27.43.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.27.44.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.27.45.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.27.46.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.47.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.48.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.27.49.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.27.50.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.27.51.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.27.52.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.27.53.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.27.54.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.55.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.27.56.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.27.57.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.27.58.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.27.59.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.27.60.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.27.61.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.27.62.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.27.63.inst
    ISA: CF19.27.isa
    InstFormat: CF19.27.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.0.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.28.1.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.28.2.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.28.3.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.28.4.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.28.5.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.28.6.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.7.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.8.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.28.9.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.28.10.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.28.11.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.28.12.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.28.13.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.28.14.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.15.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.16.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.28.17.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.28.18.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.28.19.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.28.20.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.28.21.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.28.22.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.23.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.24.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.28.25.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.28.26.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.28.27.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.28.28.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.28.29.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.28.30.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.31.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.32.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.28.33.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.28.34.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.28.35.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.28.36.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.28.37.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.28.38.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.39.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.40.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.28.41.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.28.42.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.28.43.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.28.44.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.28.45.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.28.46.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.47.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.48.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.28.49.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.28.50.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.28.51.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.28.52.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.28.53.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.28.54.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.55.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.28.56.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.28.57.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.28.58.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.28.59.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.28.60.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.28.61.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.28.62.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.28.63.inst
    ISA: CF19.28.isa
    InstFormat: CF19.28.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.0.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.29.1.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.29.2.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.29.3.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.29.4.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.29.5.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.29.6.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.7.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.8.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.29.9.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.29.10.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.29.11.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.29.12.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.29.13.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.29.14.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.15.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.16.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.29.17.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.29.18.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.29.19.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.29.20.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.29.21.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.29.22.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.23.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.24.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.29.25.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.29.26.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.29.27.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.29.28.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.29.29.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.29.30.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.31.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.32.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.29.33.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.29.34.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.29.35.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.29.36.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.29.37.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.29.38.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.39.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.40.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.29.41.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.29.42.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.29.43.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.29.44.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.29.45.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.29.46.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.47.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.48.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.29.49.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.29.50.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.29.51.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.29.52.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.29.53.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.29.54.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.55.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.29.56.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.29.57.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.29.58.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.29.59.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.29.60.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.29.61.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.29.62.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.29.63.inst
    ISA: CF19.29.isa
    InstFormat: CF19.29.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.0.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.30.1.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.30.2.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.30.3.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.30.4.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.30.5.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.30.6.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.7.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.8.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.30.9.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.30.10.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.30.11.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.30.12.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.30.13.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.30.14.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.15.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.16.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.30.17.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.30.18.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.30.19.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.30.20.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.30.21.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.30.22.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.23.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.24.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.30.25.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.30.26.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.30.27.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.30.28.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.30.29.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.30.30.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.31.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.32.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.30.33.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.30.34.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.30.35.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.30.36.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.30.37.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.30.38.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.39.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.40.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.30.41.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.30.42.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.30.43.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.30.44.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.30.45.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.30.46.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.47.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.48.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.30.49.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.30.50.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.30.51.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.30.52.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.30.53.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.30.54.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.55.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.30.56.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.30.57.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.30.58.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.30.59.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.30.60.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.30.61.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.30.62.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.30.63.inst
    ISA: CF19.30.isa
    InstFormat: CF19.30.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.0.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.31.1.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.31.2.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.31.3.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.31.4.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.31.5.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.31.6.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.7.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.8.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.31.9.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.31.10.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.31.11.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.31.12.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.31.13.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.31.14.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.15.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.16.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.31.17.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.31.18.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.31.19.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.31.20.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.31.21.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.31.22.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.23.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.24.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.31.25.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.31.26.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.31.27.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.31.28.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.31.29.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.31.30.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.31.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.32.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.31.33.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.31.34.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.31.35.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.31.36.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.31.37.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.31.38.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.39.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.40.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.31.41.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.31.42.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.31.43.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.31.44.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.31.45.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.31.46.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.47.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.48.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.31.49.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.31.50.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.31.51.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.31.52.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.31.53.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.31.54.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.55.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.31.56.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.31.57.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.31.58.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.31.59.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.31.60.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.31.61.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.31.62.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.31.63.inst
    ISA: CF19.31.isa
    InstFormat: CF19.31.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.0.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.32.1.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.32.2.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.32.3.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.32.4.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.32.5.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.32.6.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.7.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.8.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.32.9.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.32.10.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.32.11.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.32.12.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.32.13.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.32.14.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.15.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.16.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.32.17.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.32.18.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.32.19.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.32.20.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.32.21.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.32.22.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.23.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.24.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.32.25.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.32.26.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.32.27.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.32.28.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.32.29.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.32.30.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.31.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.32.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.32.33.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.32.34.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.32.35.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.32.36.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.32.37.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.32.38.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.39.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.40.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.32.41.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.32.42.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.32.43.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.32.44.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.32.45.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.32.46.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.47.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.48.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.32.49.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.32.50.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.32.51.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.32.52.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.32.53.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.32.54.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.55.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.32.56.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.32.57.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.32.58.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.32.59.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.32.60.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.32.61.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.32.62.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.32.63.inst
    ISA: CF19.32.isa
    InstFormat: CF19.32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.0.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.33.1.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.33.2.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.33.3.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.33.4.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.33.5.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.33.6.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.7.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.8.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.33.9.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.33.10.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.33.11.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.33.12.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.33.13.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.33.14.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.15.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.16.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.33.17.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.33.18.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.33.19.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.33.20.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.33.21.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.33.22.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.23.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.24.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.33.25.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.33.26.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.33.27.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.33.28.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.33.29.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.33.30.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.31.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.32.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.33.33.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.33.34.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.33.35.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.33.36.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.33.37.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.33.38.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.39.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.40.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.33.41.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.33.42.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.33.43.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.33.44.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.33.45.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.33.46.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.47.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.48.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.33.49.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.33.50.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.33.51.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.33.52.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.33.53.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.33.54.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.55.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.33.56.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.33.57.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.33.58.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.33.59.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.33.60.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.33.61.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.33.62.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.33.63.inst
    ISA: CF19.33.isa
    InstFormat: CF19.33.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.0.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.34.1.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.34.2.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.34.3.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.34.4.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.34.5.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.34.6.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.7.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.8.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.34.9.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.34.10.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.34.11.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.34.12.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.34.13.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.34.14.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.15.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.16.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.34.17.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.34.18.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.34.19.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.34.20.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.34.21.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.34.22.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.23.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.24.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.34.25.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.34.26.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.34.27.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.34.28.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.34.29.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.34.30.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.31.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.32.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.34.33.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.34.34.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.34.35.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.34.36.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.34.37.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.34.38.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.39.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.40.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.34.41.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.34.42.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.34.43.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.34.44.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.34.45.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.34.46.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.47.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.48.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.34.49.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.34.50.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.34.51.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.34.52.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.34.53.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.34.54.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.55.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.34.56.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.34.57.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.34.58.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.34.59.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.34.60.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.34.61.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.34.62.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.34.63.inst
    ISA: CF19.34.isa
    InstFormat: CF19.34.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.0.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.35.1.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.35.2.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.35.3.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.35.4.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.35.5.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.35.6.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.7.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.8.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.35.9.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.35.10.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.35.11.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.35.12.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.35.13.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.35.14.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.15.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.16.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.35.17.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.35.18.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.35.19.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.35.20.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.35.21.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.35.22.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.23.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.24.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.35.25.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.35.26.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.35.27.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.35.28.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.35.29.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.35.30.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.31.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.32.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.35.33.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.35.34.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.35.35.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.35.36.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.35.37.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.35.38.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.39.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.40.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.35.41.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.35.42.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.35.43.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.35.44.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.35.45.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.35.46.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.47.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.48.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.35.49.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.35.50.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.35.51.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.35.52.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.35.53.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.35.54.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.55.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.35.56.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.35.57.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.35.58.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.35.59.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.35.60.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.35.61.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.35.62.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.35.63.inst
    ISA: CF19.35.isa
    InstFormat: CF19.35.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.0.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.36.1.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.36.2.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.36.3.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.36.4.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.36.5.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.36.6.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.7.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.8.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.36.9.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.36.10.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.36.11.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.36.12.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.36.13.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.36.14.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.15.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.16.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.36.17.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.36.18.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.36.19.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.36.20.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.36.21.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.36.22.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.23.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.24.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.36.25.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.36.26.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.36.27.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.36.28.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.36.29.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.36.30.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.31.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.32.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.36.33.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.36.34.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.36.35.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.36.36.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.36.37.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.36.38.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.39.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.40.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.36.41.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.36.42.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.36.43.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.36.44.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.36.45.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.36.46.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.47.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.48.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.36.49.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.36.50.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.36.51.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.36.52.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.36.53.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.36.54.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.55.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.36.56.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.36.57.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.36.58.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.36.59.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.36.60.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.36.61.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.36.62.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.36.63.inst
    ISA: CF19.36.isa
    InstFormat: CF19.36.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.0.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.37.1.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.37.2.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.37.3.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.37.4.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.37.5.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.37.6.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.7.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.8.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.37.9.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.37.10.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.37.11.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.37.12.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.37.13.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.37.14.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.15.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.16.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.37.17.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.37.18.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.37.19.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.37.20.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.37.21.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.37.22.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.23.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.24.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.37.25.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.37.26.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.37.27.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.37.28.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.37.29.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.37.30.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.31.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.32.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.37.33.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.37.34.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.37.35.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.37.36.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.37.37.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.37.38.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.39.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.40.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.37.41.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.37.42.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.37.43.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.37.44.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.37.45.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.37.46.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.47.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.48.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.37.49.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.37.50.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.37.51.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.37.52.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.37.53.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.37.54.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.55.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.37.56.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.37.57.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.37.58.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.37.59.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.37.60.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.37.61.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.37.62.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.37.63.inst
    ISA: CF19.37.isa
    InstFormat: CF19.37.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.0.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.38.1.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.38.2.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.38.3.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.38.4.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.38.5.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.38.6.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.7.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.8.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.38.9.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.38.10.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.38.11.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.38.12.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.38.13.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.38.14.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.15.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.16.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.38.17.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.38.18.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.38.19.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.38.20.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.38.21.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.38.22.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.23.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.24.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.38.25.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.38.26.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.38.27.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.38.28.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.38.29.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.38.30.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.31.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.32.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.38.33.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.38.34.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.38.35.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.38.36.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.38.37.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.38.38.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.39.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.40.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.38.41.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.38.42.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.38.43.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.38.44.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.38.45.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.38.46.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.47.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.48.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.38.49.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.38.50.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.38.51.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.38.52.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.38.53.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.38.54.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.55.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.38.56.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.38.57.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.38.58.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.38.59.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.38.60.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.38.61.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.38.62.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.38.63.inst
    ISA: CF19.38.isa
    InstFormat: CF19.38.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.0.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.39.1.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.39.2.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.39.3.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.39.4.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.39.5.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.39.6.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.7.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.8.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.39.9.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.39.10.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.39.11.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.39.12.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.39.13.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.39.14.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.15.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.16.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.39.17.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.39.18.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.39.19.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.39.20.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.39.21.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.39.22.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.23.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.24.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.39.25.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.39.26.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.39.27.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.39.28.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.39.29.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.39.30.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.31.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.32.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.39.33.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.39.34.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.39.35.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.39.36.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.39.37.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.39.38.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.39.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.40.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.39.41.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.39.42.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.39.43.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.39.44.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.39.45.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.39.46.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.47.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.48.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.39.49.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.39.50.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.39.51.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.39.52.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.39.53.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.39.54.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.55.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.39.56.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.39.57.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.39.58.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.39.59.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.39.60.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.39.61.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.39.62.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.39.63.inst
    ISA: CF19.39.isa
    InstFormat: CF19.39.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.0.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.40.1.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.40.2.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.40.3.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.40.4.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.40.5.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.40.6.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.7.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.8.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.40.9.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.40.10.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.40.11.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.40.12.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.40.13.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.40.14.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.15.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.16.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.40.17.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.40.18.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.40.19.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.40.20.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.40.21.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.40.22.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.23.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.24.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.40.25.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.40.26.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.40.27.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.40.28.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.40.29.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.40.30.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.31.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.32.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.40.33.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.40.34.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.40.35.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.40.36.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.40.37.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.40.38.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.39.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.40.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.40.41.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.40.42.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.40.43.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.40.44.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.40.45.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.40.46.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.47.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.48.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.40.49.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.40.50.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.40.51.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.40.52.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.40.53.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.40.54.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.55.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.40.56.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.40.57.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.40.58.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.40.59.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.40.60.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.40.61.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.40.62.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.40.63.inst
    ISA: CF19.40.isa
    InstFormat: CF19.40.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.0.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.41.1.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.41.2.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.41.3.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.41.4.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.41.5.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.41.6.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.7.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.8.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.41.9.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.41.10.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.41.11.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.41.12.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.41.13.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.41.14.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.15.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.16.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.41.17.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.41.18.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.41.19.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.41.20.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.41.21.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.41.22.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.23.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.24.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.41.25.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.41.26.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.41.27.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.41.28.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.41.29.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.41.30.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.31.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.32.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.41.33.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.41.34.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.41.35.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.41.36.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.41.37.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.41.38.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.39.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.40.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.41.41.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.41.42.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.41.43.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.41.44.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.41.45.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.41.46.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.47.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.48.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.41.49.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.41.50.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.41.51.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.41.52.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.41.53.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.41.54.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.55.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.41.56.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.41.57.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.41.58.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.41.59.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.41.60.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.41.61.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.41.62.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.41.63.inst
    ISA: CF19.41.isa
    InstFormat: CF19.41.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.0.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.42.1.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.42.2.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.42.3.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.42.4.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.42.5.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.42.6.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.7.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.8.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.42.9.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.42.10.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.42.11.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.42.12.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.42.13.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.42.14.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.15.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.16.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.42.17.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.42.18.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.42.19.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.42.20.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.42.21.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.42.22.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.23.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.24.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.42.25.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.42.26.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.42.27.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.42.28.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.42.29.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.42.30.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.31.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.32.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.42.33.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.42.34.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.42.35.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.42.36.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.42.37.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.42.38.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.39.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.40.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.42.41.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.42.42.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.42.43.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.42.44.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.42.45.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.42.46.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.47.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.48.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.42.49.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.42.50.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.42.51.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.42.52.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.42.53.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.42.54.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.55.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.42.56.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.42.57.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.42.58.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.42.59.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.42.60.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.42.61.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.42.62.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.42.63.inst
    ISA: CF19.42.isa
    InstFormat: CF19.42.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.0.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.43.1.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.43.2.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.43.3.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.43.4.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.43.5.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.43.6.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.7.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.8.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.43.9.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.43.10.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.43.11.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.43.12.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.43.13.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.43.14.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.15.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.16.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.43.17.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.43.18.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.43.19.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.43.20.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.43.21.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.43.22.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.23.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.24.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.43.25.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.43.26.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.43.27.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.43.28.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.43.29.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.43.30.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.31.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.32.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.43.33.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.43.34.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.43.35.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.43.36.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.43.37.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.43.38.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.39.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.40.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.43.41.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.43.42.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.43.43.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.43.44.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.43.45.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.43.46.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.47.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.48.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.43.49.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.43.50.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.43.51.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.43.52.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.43.53.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.43.54.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.55.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.43.56.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.43.57.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.43.58.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.43.59.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.43.60.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.43.61.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.43.62.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.43.63.inst
    ISA: CF19.43.isa
    InstFormat: CF19.43.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.0.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.44.1.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.44.2.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.44.3.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.44.4.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.44.5.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.44.6.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.7.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.8.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.44.9.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.44.10.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.44.11.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.44.12.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.44.13.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.44.14.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.15.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.16.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.44.17.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.44.18.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.44.19.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.44.20.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.44.21.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.44.22.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.23.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.24.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.44.25.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.44.26.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.44.27.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.44.28.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.44.29.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.44.30.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.31.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.32.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.44.33.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.44.34.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.44.35.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.44.36.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.44.37.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.44.38.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.39.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.40.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.44.41.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.44.42.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.44.43.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.44.44.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.44.45.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.44.46.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.47.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.48.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.44.49.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.44.50.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.44.51.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.44.52.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.44.53.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.44.54.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.55.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.44.56.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.44.57.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.44.58.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.44.59.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.44.60.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.44.61.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.44.62.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.44.63.inst
    ISA: CF19.44.isa
    InstFormat: CF19.44.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.0.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.45.1.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.45.2.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.45.3.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.45.4.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.45.5.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.45.6.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.7.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.8.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.45.9.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.45.10.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.45.11.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.45.12.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.45.13.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.45.14.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.15.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.16.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.45.17.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.45.18.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.45.19.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.45.20.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.45.21.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.45.22.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.23.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.24.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.45.25.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.45.26.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.45.27.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.45.28.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.45.29.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.45.30.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.31.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.32.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.45.33.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.45.34.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.45.35.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.45.36.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.45.37.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.45.38.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.39.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.40.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.45.41.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.45.42.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.45.43.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.45.44.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.45.45.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.45.46.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.47.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.48.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.45.49.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.45.50.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.45.51.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.45.52.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.45.53.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.45.54.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.55.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.45.56.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.45.57.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.45.58.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.45.59.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.45.60.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.45.61.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.45.62.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.45.63.inst
    ISA: CF19.45.isa
    InstFormat: CF19.45.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.0.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.46.1.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.46.2.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.46.3.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.46.4.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.46.5.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.46.6.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.7.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.8.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.46.9.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.46.10.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.46.11.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.46.12.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.46.13.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.46.14.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.15.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.16.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.46.17.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.46.18.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.46.19.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.46.20.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.46.21.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.46.22.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.23.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.24.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.46.25.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.46.26.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.46.27.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.46.28.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.46.29.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.46.30.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.31.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.32.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.46.33.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.46.34.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.46.35.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.46.36.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.46.37.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.46.38.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.39.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.40.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.46.41.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.46.42.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.46.43.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.46.44.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.46.45.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.46.46.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.47.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.48.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.46.49.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.46.50.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.46.51.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.46.52.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.46.53.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.46.54.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.55.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.46.56.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.46.57.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.46.58.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.46.59.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.46.60.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.46.61.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.46.62.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.46.63.inst
    ISA: CF19.46.isa
    InstFormat: CF19.46.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.0.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.47.1.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.47.2.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.47.3.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.47.4.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.47.5.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.47.6.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.7.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.8.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.47.9.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.47.10.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.47.11.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.47.12.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.47.13.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.47.14.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.15.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.16.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.47.17.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.47.18.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.47.19.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.47.20.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.47.21.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.47.22.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.23.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.24.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.47.25.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.47.26.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.47.27.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.47.28.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.47.29.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.47.30.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.31.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.32.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.47.33.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.47.34.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.47.35.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.47.36.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.47.37.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.47.38.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.39.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.40.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.47.41.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.47.42.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.47.43.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.47.44.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.47.45.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.47.46.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.47.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.48.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.47.49.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.47.50.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.47.51.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.47.52.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.47.53.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.47.54.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.55.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.47.56.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.47.57.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.47.58.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.47.59.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.47.60.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.47.61.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.47.62.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.47.63.inst
    ISA: CF19.47.isa
    InstFormat: CF19.47.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.0.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.48.1.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.48.2.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.48.3.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.48.4.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.48.5.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.48.6.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.7.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.8.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.48.9.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.48.10.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.48.11.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.48.12.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.48.13.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.48.14.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.15.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.16.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.48.17.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.48.18.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.48.19.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.48.20.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.48.21.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.48.22.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.23.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.24.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.48.25.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.48.26.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.48.27.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.48.28.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.48.29.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.48.30.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.31.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.32.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.48.33.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.48.34.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.48.35.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.48.36.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.48.37.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.48.38.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.39.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.40.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.48.41.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.48.42.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.48.43.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.48.44.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.48.45.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.48.46.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.47.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.48.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.48.49.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.48.50.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.48.51.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.48.52.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.48.53.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.48.54.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.55.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.48.56.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.48.57.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.48.58.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.48.59.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.48.60.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.48.61.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.48.62.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.48.63.inst
    ISA: CF19.48.isa
    InstFormat: CF19.48.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.0.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.49.1.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.49.2.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.49.3.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.49.4.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.49.5.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.49.6.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.7.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.8.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.49.9.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.49.10.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.49.11.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.49.12.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.49.13.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.49.14.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.15.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.16.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.49.17.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.49.18.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.49.19.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.49.20.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.49.21.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.49.22.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.23.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.24.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.49.25.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.49.26.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.49.27.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.49.28.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.49.29.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.49.30.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.31.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.32.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.49.33.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.49.34.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.49.35.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.49.36.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.49.37.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.49.38.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.39.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.40.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.49.41.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.49.42.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.49.43.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.49.44.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.49.45.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.49.46.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.47.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.48.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.49.49.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.49.50.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.49.51.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.49.52.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.49.53.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.49.54.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.55.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.49.56.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.49.57.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.49.58.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.49.59.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.49.60.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.49.61.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.49.62.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.49.63.inst
    ISA: CF19.49.isa
    InstFormat: CF19.49.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.0.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.50.1.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.50.2.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.50.3.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.50.4.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.50.5.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.50.6.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.7.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.8.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.50.9.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.50.10.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.50.11.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.50.12.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.50.13.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.50.14.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.15.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.16.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.50.17.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.50.18.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.50.19.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.50.20.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.50.21.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.50.22.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.23.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.24.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.50.25.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.50.26.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.50.27.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.50.28.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.50.29.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.50.30.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.31.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.32.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.50.33.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.50.34.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.50.35.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.50.36.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.50.37.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.50.38.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.39.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.40.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.50.41.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.50.42.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.50.43.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.50.44.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.50.45.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.50.46.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.47.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.48.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.50.49.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.50.50.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.50.51.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.50.52.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.50.53.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.50.54.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.55.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.50.56.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.50.57.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.50.58.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.50.59.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.50.60.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.50.61.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.50.62.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.50.63.inst
    ISA: CF19.50.isa
    InstFormat: CF19.50.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.0.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.51.1.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.51.2.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.51.3.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.51.4.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.51.5.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.51.6.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.7.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.8.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.51.9.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.51.10.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.51.11.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.51.12.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.51.13.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.51.14.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.15.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.16.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.51.17.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.51.18.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.51.19.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.51.20.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.51.21.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.51.22.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.23.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.24.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.51.25.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.51.26.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.51.27.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.51.28.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.51.29.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.51.30.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.31.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.32.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.51.33.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.51.34.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.51.35.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.51.36.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.51.37.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.51.38.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.39.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.40.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.51.41.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.51.42.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.51.43.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.51.44.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.51.45.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.51.46.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.47.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.48.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.51.49.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.51.50.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.51.51.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.51.52.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.51.53.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.51.54.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.55.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.51.56.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.51.57.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.51.58.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.51.59.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.51.60.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.51.61.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.51.62.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.51.63.inst
    ISA: CF19.51.isa
    InstFormat: CF19.51.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.0.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.52.1.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.52.2.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.52.3.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.52.4.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.52.5.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.52.6.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.7.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.8.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.52.9.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.52.10.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.52.11.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.52.12.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.52.13.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.52.14.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.15.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.16.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.52.17.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.52.18.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.52.19.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.52.20.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.52.21.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.52.22.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.23.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.24.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.52.25.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.52.26.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.52.27.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.52.28.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.52.29.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.52.30.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.31.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.32.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.52.33.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.52.34.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.52.35.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.52.36.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.52.37.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.52.38.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.39.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.40.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.52.41.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.52.42.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.52.43.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.52.44.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.52.45.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.52.46.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.47.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.48.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.52.49.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.52.50.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.52.51.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.52.52.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.52.53.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.52.54.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.55.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.52.56.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.52.57.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.52.58.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.52.59.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.52.60.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.52.61.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.52.62.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.52.63.inst
    ISA: CF19.52.isa
    InstFormat: CF19.52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.0.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.53.1.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.53.2.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.53.3.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.53.4.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.53.5.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.53.6.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.7.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.8.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.53.9.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.53.10.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.53.11.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.53.12.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.53.13.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.53.14.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.15.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.16.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.53.17.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.53.18.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.53.19.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.53.20.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.53.21.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.53.22.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.23.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.24.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.53.25.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.53.26.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.53.27.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.53.28.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.53.29.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.53.30.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.31.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.32.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.53.33.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.53.34.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.53.35.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.53.36.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.53.37.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.53.38.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.39.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.40.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.53.41.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.53.42.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.53.43.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.53.44.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.53.45.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.53.46.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.47.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.48.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.53.49.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.53.50.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.53.51.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.53.52.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.53.53.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.53.54.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.55.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.53.56.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.53.57.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.53.58.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.53.59.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.53.60.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.53.61.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.53.62.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.53.63.inst
    ISA: CF19.53.isa
    InstFormat: CF19.53.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.0.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.54.1.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.54.2.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.54.3.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.54.4.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.54.5.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.54.6.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.7.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.8.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.54.9.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.54.10.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.54.11.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.54.12.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.54.13.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.54.14.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.15.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.16.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.54.17.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.54.18.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.54.19.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.54.20.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.54.21.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.54.22.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.23.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.24.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.54.25.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.54.26.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.54.27.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.54.28.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.54.29.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.54.30.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.31.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.32.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.54.33.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.54.34.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.54.35.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.54.36.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.54.37.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.54.38.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.39.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.40.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.54.41.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.54.42.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.54.43.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.54.44.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.54.45.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.54.46.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.47.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.48.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.54.49.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.54.50.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.54.51.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.54.52.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.54.53.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.54.54.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.55.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.54.56.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.54.57.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.54.58.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.54.59.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.54.60.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.54.61.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.54.62.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.54.63.inst
    ISA: CF19.54.isa
    InstFormat: CF19.54.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.0.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.55.1.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.55.2.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.55.3.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.55.4.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.55.5.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.55.6.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.7.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.8.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.55.9.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.55.10.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.55.11.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.55.12.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.55.13.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.55.14.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.15.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.16.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.55.17.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.55.18.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.55.19.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.55.20.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.55.21.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.55.22.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.23.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.24.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.55.25.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.55.26.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.55.27.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.55.28.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.55.29.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.55.30.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.31.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.32.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.55.33.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.55.34.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.55.35.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.55.36.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.55.37.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.55.38.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.39.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.40.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.55.41.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.55.42.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.55.43.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.55.44.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.55.45.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.55.46.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.47.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.48.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.55.49.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.55.50.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.55.51.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.55.52.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.55.53.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.55.54.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.55.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.55.56.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.55.57.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.55.58.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.55.59.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.55.60.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.55.61.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.55.62.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.55.63.inst
    ISA: CF19.55.isa
    InstFormat: CF19.55.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.0.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.56.1.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.56.2.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.56.3.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.56.4.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.56.5.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.56.6.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.7.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.8.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.56.9.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.56.10.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.56.11.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.56.12.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.56.13.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.56.14.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.15.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.16.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.56.17.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.56.18.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.56.19.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.56.20.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.56.21.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.56.22.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.23.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.24.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.56.25.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.56.26.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.56.27.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.56.28.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.56.29.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.56.30.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.31.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.32.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.56.33.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.56.34.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.56.35.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.56.36.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.56.37.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.56.38.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.39.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.40.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.56.41.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.56.42.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.56.43.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.56.44.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.56.45.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.56.46.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.47.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.48.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.56.49.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.56.50.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.56.51.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.56.52.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.56.53.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.56.54.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.55.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.56.56.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.56.57.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.56.58.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.56.59.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.56.60.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.56.61.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.56.62.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.56.63.inst
    ISA: CF19.56.isa
    InstFormat: CF19.56.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.0.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.57.1.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.57.2.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.57.3.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.57.4.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.57.5.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.57.6.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.7.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.8.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.57.9.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.57.10.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.57.11.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.57.12.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.57.13.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.57.14.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.15.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.16.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.57.17.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.57.18.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.57.19.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.57.20.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.57.21.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.57.22.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.23.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.24.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.57.25.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.57.26.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.57.27.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.57.28.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.57.29.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.57.30.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.31.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.32.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.57.33.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.57.34.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.57.35.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.57.36.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.57.37.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.57.38.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.39.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.40.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.57.41.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.57.42.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.57.43.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.57.44.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.57.45.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.57.46.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.47.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.48.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.57.49.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.57.50.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.57.51.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.57.52.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.57.53.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.57.54.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.55.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.57.56.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.57.57.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.57.58.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.57.59.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.57.60.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.57.61.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.57.62.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.57.63.inst
    ISA: CF19.57.isa
    InstFormat: CF19.57.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.0.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.58.1.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.58.2.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.58.3.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.58.4.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.58.5.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.58.6.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.7.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.8.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.58.9.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.58.10.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.58.11.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.58.12.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.58.13.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.58.14.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.15.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.16.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.58.17.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.58.18.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.58.19.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.58.20.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.58.21.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.58.22.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.23.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.24.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.58.25.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.58.26.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.58.27.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.58.28.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.58.29.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.58.30.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.31.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.32.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.58.33.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.58.34.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.58.35.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.58.36.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.58.37.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.58.38.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.39.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.40.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.58.41.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.58.42.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.58.43.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.58.44.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.58.45.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.58.46.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.47.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.48.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.58.49.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.58.50.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.58.51.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.58.52.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.58.53.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.58.54.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.55.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.58.56.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.58.57.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.58.58.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.58.59.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.58.60.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.58.61.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.58.62.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.58.63.inst
    ISA: CF19.58.isa
    InstFormat: CF19.58.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.0.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.59.1.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.59.2.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.59.3.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.59.4.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.59.5.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.59.6.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.7.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.8.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.59.9.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.59.10.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.59.11.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.59.12.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.59.13.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.59.14.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.15.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.16.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.59.17.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.59.18.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.59.19.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.59.20.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.59.21.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.59.22.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.23.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.24.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.59.25.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.59.26.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.59.27.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.59.28.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.59.29.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.59.30.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.31.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.32.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.59.33.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.59.34.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.59.35.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.59.36.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.59.37.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.59.38.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.39.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.40.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.59.41.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.59.42.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.59.43.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.59.44.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.59.45.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.59.46.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.47.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.48.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.59.49.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.59.50.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.59.51.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.59.52.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.59.53.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.59.54.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.55.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.59.56.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.59.57.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.59.58.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.59.59.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.59.60.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.59.61.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.59.62.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.59.63.inst
    ISA: CF19.59.isa
    InstFormat: CF19.59.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.0.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.60.1.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.60.2.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.60.3.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.60.4.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.60.5.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.60.6.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.7.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.8.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.60.9.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.60.10.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.60.11.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.60.12.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.60.13.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.60.14.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.15.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.16.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.60.17.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.60.18.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.60.19.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.60.20.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.60.21.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.60.22.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.23.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.24.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.60.25.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.60.26.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.60.27.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.60.28.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.60.29.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.60.30.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.31.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.32.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.60.33.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.60.34.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.60.35.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.60.36.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.60.37.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.60.38.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.39.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.40.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.60.41.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.60.42.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.60.43.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.60.44.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.60.45.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.60.46.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.47.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.48.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.60.49.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.60.50.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.60.51.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.60.52.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.60.53.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.60.54.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.55.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.60.56.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.60.57.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.60.58.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.60.59.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.60.60.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.60.61.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.60.62.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.60.63.inst
    ISA: CF19.60.isa
    InstFormat: CF19.60.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.0.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.61.1.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.61.2.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.61.3.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.61.4.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.61.5.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.61.6.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.7.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.8.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.61.9.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.61.10.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.61.11.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.61.12.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.61.13.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.61.14.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.15.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.16.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.61.17.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.61.18.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.61.19.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.61.20.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.61.21.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.61.22.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.23.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.24.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.61.25.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.61.26.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.61.27.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.61.28.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.61.29.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.61.30.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.31.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.32.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.61.33.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.61.34.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.61.35.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.61.36.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.61.37.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.61.38.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.39.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.40.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.61.41.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.61.42.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.61.43.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.61.44.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.61.45.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.61.46.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.47.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.48.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.61.49.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.61.50.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.61.51.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.61.52.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.61.53.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.61.54.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.55.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.61.56.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.61.57.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.61.58.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.61.59.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.61.60.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.61.61.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.61.62.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.61.63.inst
    ISA: CF19.61.isa
    InstFormat: CF19.61.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.0.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.62.1.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.62.2.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.62.3.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.62.4.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.62.5.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.62.6.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.7.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.8.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.62.9.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.62.10.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.62.11.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.62.12.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.62.13.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.62.14.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.15.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.16.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.62.17.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.62.18.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.62.19.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.62.20.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.62.21.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.62.22.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.23.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.24.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.62.25.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.62.26.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.62.27.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.62.28.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.62.29.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.62.30.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.31.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.32.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.62.33.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.62.34.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.62.35.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.62.36.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.62.37.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.62.38.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.39.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.40.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.62.41.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.62.42.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.62.43.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.62.44.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.62.45.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.62.46.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.47.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.48.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.62.49.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.62.50.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.62.51.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.62.52.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.62.53.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.62.54.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.55.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.62.56.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.62.57.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.62.58.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.62.59.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.62.60.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.62.61.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.62.62.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.62.63.inst
    ISA: CF19.62.isa
    InstFormat: CF19.62.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.0.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.63.1.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.63.2.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.63.3.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.63.4.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.63.5.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.63.6.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.7.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.8.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.63.9.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.63.10.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.63.11.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.63.12.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.63.13.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.63.14.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.15.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.16.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.63.17.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.63.18.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.63.19.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.63.20.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.63.21.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.63.22.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.23.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.24.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.63.25.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.63.26.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.63.27.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.63.28.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.63.29.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.63.30.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.31.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.32.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.63.33.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.63.34.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.63.35.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.63.36.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.63.37.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.63.38.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.39.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.40.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.63.41.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.63.42.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.63.43.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.63.44.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.63.45.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.63.46.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.47.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.48.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.63.49.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.63.50.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.63.51.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.63.52.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.63.53.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.63.54.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.55.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.63.56.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.63.57.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.63.58.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.63.59.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.63.60.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.63.61.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.63.62.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.63.63.inst
    ISA: CF19.63.isa
    InstFormat: CF19.63.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.0.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.64.1.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.64.2.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.64.3.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.64.4.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.64.5.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.64.6.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.7.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.8.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.64.9.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.64.10.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.64.11.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.64.12.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.64.13.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.64.14.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.15.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.16.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.64.17.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.64.18.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.64.19.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.64.20.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.64.21.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.64.22.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.23.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.24.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.64.25.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.64.26.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.64.27.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.64.28.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.64.29.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.64.30.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.31.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.32.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.64.33.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.64.34.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.64.35.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.64.36.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.64.37.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.64.38.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.39.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.40.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.64.41.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.64.42.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.64.43.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.64.44.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.64.45.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.64.46.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.47.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.48.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.64.49.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.64.50.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.64.51.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.64.52.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.64.53.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.64.54.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.55.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.64.56.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.64.57.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.64.58.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.64.59.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.64.60.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.64.61.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.64.62.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.64.63.inst
    ISA: CF19.64.isa
    InstFormat: CF19.64.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.0.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.65.1.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.65.2.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.65.3.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.65.4.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.65.5.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.65.6.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.7.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.8.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.65.9.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.65.10.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.65.11.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.65.12.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.65.13.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.65.14.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.15.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.16.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.65.17.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.65.18.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.65.19.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.65.20.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.65.21.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.65.22.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.23.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.24.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.65.25.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.65.26.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.65.27.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.65.28.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.65.29.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.65.30.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.31.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.32.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.65.33.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.65.34.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.65.35.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.65.36.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.65.37.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.65.38.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.39.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.40.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.65.41.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.65.42.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.65.43.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.65.44.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.65.45.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.65.46.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.47.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.48.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.65.49.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.65.50.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.65.51.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.65.52.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.65.53.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.65.54.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.55.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.65.56.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.65.57.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.65.58.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.65.59.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.65.60.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.65.61.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.65.62.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.65.63.inst
    ISA: CF19.65.isa
    InstFormat: CF19.65.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.0.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.66.1.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.66.2.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.66.3.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.66.4.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.66.5.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.66.6.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.7.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.8.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.66.9.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.66.10.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.66.11.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.66.12.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.66.13.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.66.14.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.15.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.16.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.66.17.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.66.18.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.66.19.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.66.20.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.66.21.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.66.22.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.23.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.24.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.66.25.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.66.26.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.66.27.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.66.28.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.66.29.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.66.30.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.31.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.32.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.66.33.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.66.34.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.66.35.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.66.36.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.66.37.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.66.38.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.39.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.40.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.66.41.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.66.42.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.66.43.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.66.44.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.66.45.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.66.46.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.47.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.48.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.66.49.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.66.50.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.66.51.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.66.52.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.66.53.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.66.54.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.55.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.66.56.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.66.57.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.66.58.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.66.59.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.66.60.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.66.61.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.66.62.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.66.63.inst
    ISA: CF19.66.isa
    InstFormat: CF19.66.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.0.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.67.1.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.67.2.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.67.3.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.67.4.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.67.5.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.67.6.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.7.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.8.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.67.9.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.67.10.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.67.11.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.67.12.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.67.13.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.67.14.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.15.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.16.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.67.17.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.67.18.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.67.19.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.67.20.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.67.21.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.67.22.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.23.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.24.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.67.25.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.67.26.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.67.27.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.67.28.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.67.29.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.67.30.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.31.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.32.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.67.33.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.67.34.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.67.35.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.67.36.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.67.37.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.67.38.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.39.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.40.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.67.41.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.67.42.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.67.43.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.67.44.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.67.45.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.67.46.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.47.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.48.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.67.49.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.67.50.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.67.51.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.67.52.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.67.53.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.67.54.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.55.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.67.56.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.67.57.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.67.58.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.67.59.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.67.60.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.67.61.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.67.62.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.67.63.inst
    ISA: CF19.67.isa
    InstFormat: CF19.67.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.0.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.68.1.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.68.2.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.68.3.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.68.4.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.68.5.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.68.6.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.7.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.8.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.68.9.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.68.10.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.68.11.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.68.12.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.68.13.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.68.14.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.15.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.16.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.68.17.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.68.18.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.68.19.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.68.20.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.68.21.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.68.22.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.23.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.24.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.68.25.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.68.26.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.68.27.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.68.28.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.68.29.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.68.30.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.31.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.32.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.68.33.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.68.34.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.68.35.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.68.36.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.68.37.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.68.38.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.39.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.40.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.68.41.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.68.42.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.68.43.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.68.44.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.68.45.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.68.46.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.47.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.48.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.68.49.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.68.50.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.68.51.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.68.52.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.68.53.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.68.54.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.55.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.68.56.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.68.57.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.68.58.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.68.59.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.68.60.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.68.61.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.68.62.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.68.63.inst
    ISA: CF19.68.isa
    InstFormat: CF19.68.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.0.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.69.1.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.69.2.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.69.3.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.69.4.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.69.5.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.69.6.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.7.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.8.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.69.9.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.69.10.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.69.11.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.69.12.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.69.13.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.69.14.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.15.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.16.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.69.17.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.69.18.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.69.19.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.69.20.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.69.21.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.69.22.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.23.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.24.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.69.25.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.69.26.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.69.27.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.69.28.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.69.29.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.69.30.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.31.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.32.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.69.33.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.69.34.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.69.35.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.69.36.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.69.37.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.69.38.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.39.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.40.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.69.41.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.69.42.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.69.43.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.69.44.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.69.45.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.69.46.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.47.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.48.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.69.49.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.69.50.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.69.51.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.69.52.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.69.53.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.69.54.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.55.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.69.56.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.69.57.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.69.58.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.69.59.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.69.60.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.69.61.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.69.62.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.69.63.inst
    ISA: CF19.69.isa
    InstFormat: CF19.69.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.0.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.70.1.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.70.2.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.70.3.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.70.4.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.70.5.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.70.6.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.7.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.8.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.70.9.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.70.10.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.70.11.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.70.12.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.70.13.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.70.14.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.15.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.16.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.70.17.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.70.18.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.70.19.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.70.20.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.70.21.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.70.22.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.23.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.24.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.70.25.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.70.26.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.70.27.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.70.28.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.70.29.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.70.30.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.31.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.32.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.70.33.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.70.34.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.70.35.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.70.36.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.70.37.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.70.38.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.39.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.40.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.70.41.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.70.42.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.70.43.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.70.44.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.70.45.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.70.46.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.47.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.48.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.70.49.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.70.50.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.70.51.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.70.52.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.70.53.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.70.54.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.55.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.70.56.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.70.57.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.70.58.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.70.59.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.70.60.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.70.61.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.70.62.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.70.63.inst
    ISA: CF19.70.isa
    InstFormat: CF19.70.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.0.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.71.1.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.71.2.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.71.3.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.71.4.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.71.5.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.71.6.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.7.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.8.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.71.9.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.71.10.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.71.11.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.71.12.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.71.13.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.71.14.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.15.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.16.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.71.17.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.71.18.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.71.19.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.71.20.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.71.21.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.71.22.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.23.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.24.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.71.25.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.71.26.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.71.27.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.71.28.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.71.29.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.71.30.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.31.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.32.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.71.33.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.71.34.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.71.35.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.71.36.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.71.37.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.71.38.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.39.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.40.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.71.41.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.71.42.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.71.43.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.71.44.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.71.45.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.71.46.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.47.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.48.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.71.49.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.71.50.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.71.51.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.71.52.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.71.53.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.71.54.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.55.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.71.56.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.71.57.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.71.58.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.71.59.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.71.60.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.71.61.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.71.62.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.71.63.inst
    ISA: CF19.71.isa
    InstFormat: CF19.71.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.0.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.72.1.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.72.2.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.72.3.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.72.4.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.72.5.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.72.6.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.7.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.8.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.72.9.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.72.10.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.72.11.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.72.12.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.72.13.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.72.14.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.15.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.16.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.72.17.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.72.18.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.72.19.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.72.20.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.72.21.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.72.22.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.23.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.24.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.72.25.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.72.26.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.72.27.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.72.28.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.72.29.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.72.30.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.31.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.32.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.72.33.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.72.34.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.72.35.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.72.36.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.72.37.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.72.38.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.39.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.40.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.72.41.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.72.42.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.72.43.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.72.44.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.72.45.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.72.46.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.47.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.48.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.72.49.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.72.50.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.72.51.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.72.52.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.72.53.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.72.54.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.55.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.72.56.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.72.57.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.72.58.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.72.59.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.72.60.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.72.61.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.72.62.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.72.63.inst
    ISA: CF19.72.isa
    InstFormat: CF19.72.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.0.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.73.1.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.73.2.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.73.3.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.73.4.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.73.5.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.73.6.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.7.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.8.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.73.9.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.73.10.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.73.11.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.73.12.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.73.13.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.73.14.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.15.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.16.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.73.17.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.73.18.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.73.19.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.73.20.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.73.21.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.73.22.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.23.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.24.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.73.25.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.73.26.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.73.27.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.73.28.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.73.29.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.73.30.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.31.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.32.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.73.33.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.73.34.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.73.35.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.73.36.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.73.37.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.73.38.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.39.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.40.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.73.41.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.73.42.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.73.43.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.73.44.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.73.45.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.73.46.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.47.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.48.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.73.49.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.73.50.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.73.51.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.73.52.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.73.53.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.73.54.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.55.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.73.56.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.73.57.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.73.58.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.73.59.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.73.60.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.73.61.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.73.62.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.73.63.inst
    ISA: CF19.73.isa
    InstFormat: CF19.73.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.0.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.74.1.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.74.2.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.74.3.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.74.4.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.74.5.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.74.6.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.7.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.8.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.74.9.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.74.10.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.74.11.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.74.12.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.74.13.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.74.14.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.15.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.16.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.74.17.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.74.18.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.74.19.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.74.20.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.74.21.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.74.22.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.23.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.24.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.74.25.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.74.26.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.74.27.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.74.28.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.74.29.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.74.30.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.31.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.32.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.74.33.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.74.34.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.74.35.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.74.36.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.74.37.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.74.38.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.39.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.40.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.74.41.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.74.42.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.74.43.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.74.44.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.74.45.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.74.46.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.47.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.48.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.74.49.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.74.50.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.74.51.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.74.52.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.74.53.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.74.54.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.55.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.74.56.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.74.57.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.74.58.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.74.59.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.74.60.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.74.61.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.74.62.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.74.63.inst
    ISA: CF19.74.isa
    InstFormat: CF19.74.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.0.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.75.1.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.75.2.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.75.3.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.75.4.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.75.5.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.75.6.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.7.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.8.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.75.9.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.75.10.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.75.11.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.75.12.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.75.13.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.75.14.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.15.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.16.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.75.17.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.75.18.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.75.19.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.75.20.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.75.21.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.75.22.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.23.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.24.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.75.25.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.75.26.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.75.27.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.75.28.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.75.29.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.75.30.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.31.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.32.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.75.33.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.75.34.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.75.35.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.75.36.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.75.37.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.75.38.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.39.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.40.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.75.41.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.75.42.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.75.43.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.75.44.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.75.45.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.75.46.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.47.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.48.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.75.49.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.75.50.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.75.51.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.75.52.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.75.53.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.75.54.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.55.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.75.56.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.75.57.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.75.58.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.75.59.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.75.60.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.75.61.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.75.62.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.75.63.inst
    ISA: CF19.75.isa
    InstFormat: CF19.75.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.0.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.76.1.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.76.2.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.76.3.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.76.4.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.76.5.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.76.6.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.7.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.8.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.76.9.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.76.10.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.76.11.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.76.12.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.76.13.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.76.14.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.15.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.16.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.76.17.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.76.18.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.76.19.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.76.20.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.76.21.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.76.22.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.23.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.24.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.76.25.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.76.26.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.76.27.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.76.28.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.76.29.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.76.30.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.31.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.32.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.76.33.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.76.34.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.76.35.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.76.36.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.76.37.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.76.38.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.39.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.40.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.76.41.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.76.42.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.76.43.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.76.44.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.76.45.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.76.46.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.47.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.48.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.76.49.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.76.50.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.76.51.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.76.52.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.76.53.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.76.54.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.55.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.76.56.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.76.57.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.76.58.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.76.59.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.76.60.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.76.61.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.76.62.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.76.63.inst
    ISA: CF19.76.isa
    InstFormat: CF19.76.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.0.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.77.1.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.77.2.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.77.3.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.77.4.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.77.5.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.77.6.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.7.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.8.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.77.9.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.77.10.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.77.11.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.77.12.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.77.13.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.77.14.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.15.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.16.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.77.17.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.77.18.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.77.19.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.77.20.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.77.21.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.77.22.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.23.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.24.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.77.25.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.77.26.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.77.27.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.77.28.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.77.29.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.77.30.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.31.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.32.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.77.33.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.77.34.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.77.35.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.77.36.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.77.37.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.77.38.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.39.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.40.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.77.41.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.77.42.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.77.43.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.77.44.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.77.45.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.77.46.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.47.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.48.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.77.49.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.77.50.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.77.51.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.77.52.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.77.53.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.77.54.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.55.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.77.56.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.77.57.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.77.58.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.77.59.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.77.60.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.77.61.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.77.62.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.77.63.inst
    ISA: CF19.77.isa
    InstFormat: CF19.77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.0.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.78.1.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.78.2.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.78.3.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.78.4.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.78.5.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.78.6.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.7.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.8.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.78.9.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.78.10.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.78.11.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.78.12.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.78.13.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.78.14.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.15.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.16.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.78.17.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.78.18.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.78.19.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.78.20.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.78.21.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.78.22.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.23.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.24.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.78.25.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.78.26.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.78.27.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.78.28.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.78.29.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.78.30.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.31.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.32.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.78.33.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.78.34.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.78.35.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.78.36.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.78.37.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.78.38.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.39.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.40.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.78.41.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.78.42.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.78.43.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.78.44.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.78.45.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.78.46.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.47.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.48.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.78.49.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.78.50.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.78.51.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.78.52.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.78.53.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.78.54.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.55.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.78.56.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.78.57.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.78.58.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.78.59.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.78.60.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.78.61.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.78.62.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.78.63.inst
    ISA: CF19.78.isa
    InstFormat: CF19.78.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.0.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.79.1.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.79.2.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.79.3.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.79.4.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.79.5.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.79.6.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.7.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.8.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.79.9.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.79.10.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.79.11.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.79.12.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.79.13.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.79.14.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.15.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.16.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.79.17.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.79.18.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.79.19.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.79.20.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.79.21.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.79.22.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.23.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.24.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.79.25.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.79.26.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.79.27.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.79.28.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.79.29.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.79.30.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.31.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.32.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.79.33.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.79.34.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.79.35.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.79.36.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.79.37.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.79.38.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.39.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.40.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.79.41.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.79.42.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.79.43.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.79.44.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.79.45.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.79.46.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.47.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.48.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.79.49.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.79.50.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.79.51.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.79.52.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.79.53.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.79.54.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.55.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.79.56.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.79.57.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.79.58.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.79.59.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.79.60.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.79.61.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.79.62.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.79.63.inst
    ISA: CF19.79.isa
    InstFormat: CF19.79.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.0.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.80.1.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.80.2.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.80.3.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.80.4.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.80.5.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.80.6.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.7.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.8.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.80.9.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.80.10.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.80.11.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.80.12.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.80.13.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.80.14.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.15.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.16.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.80.17.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.80.18.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.80.19.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.80.20.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.80.21.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.80.22.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.23.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.24.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.80.25.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.80.26.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.80.27.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.80.28.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.80.29.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.80.30.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.31.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.32.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.80.33.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.80.34.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.80.35.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.80.36.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.80.37.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.80.38.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.39.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.40.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.80.41.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.80.42.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.80.43.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.80.44.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.80.45.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.80.46.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.47.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.48.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.80.49.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.80.50.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.80.51.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.80.52.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.80.53.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.80.54.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.55.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.80.56.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.80.57.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.80.58.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.80.59.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.80.60.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.80.61.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.80.62.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.80.63.inst
    ISA: CF19.80.isa
    InstFormat: CF19.80.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.0.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.81.1.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.81.2.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.81.3.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.81.4.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.81.5.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.81.6.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.7.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.8.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.81.9.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.81.10.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.81.11.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.81.12.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.81.13.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.81.14.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.15.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.16.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.81.17.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.81.18.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.81.19.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.81.20.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.81.21.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.81.22.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.23.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.24.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.81.25.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.81.26.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.81.27.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.81.28.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.81.29.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.81.30.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.31.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.32.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.81.33.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.81.34.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.81.35.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.81.36.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.81.37.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.81.38.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.39.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.40.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.81.41.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.81.42.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.81.43.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.81.44.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.81.45.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.81.46.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.47.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.48.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.81.49.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.81.50.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.81.51.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.81.52.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.81.53.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.81.54.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.55.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.81.56.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.81.57.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.81.58.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.81.59.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.81.60.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.81.61.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.81.62.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.81.63.inst
    ISA: CF19.81.isa
    InstFormat: CF19.81.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.0.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.82.1.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.82.2.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.82.3.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.82.4.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.82.5.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.82.6.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.7.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.8.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.82.9.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.82.10.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.82.11.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.82.12.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.82.13.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.82.14.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.15.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.16.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.82.17.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.82.18.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.82.19.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.82.20.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.82.21.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.82.22.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.23.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.24.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.82.25.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.82.26.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.82.27.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.82.28.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.82.29.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.82.30.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.31.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.32.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.82.33.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.82.34.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.82.35.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.82.36.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.82.37.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.82.38.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.39.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.40.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.82.41.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.82.42.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.82.43.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.82.44.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.82.45.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.82.46.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.47.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.48.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.82.49.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.82.50.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.82.51.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.82.52.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.82.53.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.82.54.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.55.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.82.56.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.82.57.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.82.58.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.82.59.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.82.60.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.82.61.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.82.62.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.82.63.inst
    ISA: CF19.82.isa
    InstFormat: CF19.82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.0.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.83.1.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.83.2.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.83.3.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.83.4.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.83.5.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.83.6.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.7.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.8.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.83.9.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.83.10.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.83.11.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.83.12.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.83.13.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.83.14.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.15.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.16.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.83.17.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.83.18.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.83.19.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.83.20.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.83.21.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.83.22.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.23.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.24.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.83.25.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.83.26.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.83.27.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.83.28.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.83.29.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.83.30.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.31.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.32.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.83.33.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.83.34.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.83.35.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.83.36.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.83.37.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.83.38.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.39.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.40.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.83.41.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.83.42.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.83.43.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.83.44.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.83.45.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.83.46.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.47.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.48.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.83.49.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.83.50.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.83.51.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.83.52.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.83.53.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.83.54.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.55.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.83.56.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.83.57.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.83.58.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.83.59.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.83.60.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.83.61.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.83.62.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.83.63.inst
    ISA: CF19.83.isa
    InstFormat: CF19.83.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.0.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.84.1.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.84.2.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.84.3.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.84.4.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.84.5.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.84.6.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.7.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.8.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.84.9.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.84.10.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.84.11.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.84.12.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.84.13.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.84.14.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.15.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.16.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.84.17.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.84.18.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.84.19.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.84.20.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.84.21.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.84.22.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.23.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.24.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.84.25.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.84.26.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.84.27.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.84.28.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.84.29.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.84.30.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.31.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.32.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.84.33.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.84.34.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.84.35.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.84.36.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.84.37.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.84.38.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.39.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.40.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.84.41.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.84.42.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.84.43.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.84.44.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.84.45.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.84.46.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.47.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.48.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.84.49.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.84.50.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.84.51.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.84.52.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.84.53.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.84.54.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.55.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.84.56.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.84.57.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.84.58.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.84.59.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.84.60.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.84.61.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.84.62.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.84.63.inst
    ISA: CF19.84.isa
    InstFormat: CF19.84.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.0.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.85.1.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.85.2.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.85.3.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.85.4.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.85.5.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.85.6.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.7.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.8.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.85.9.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.85.10.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.85.11.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.85.12.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.85.13.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.85.14.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.15.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.16.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.85.17.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.85.18.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.85.19.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.85.20.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.85.21.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.85.22.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.23.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.24.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.85.25.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.85.26.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.85.27.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.85.28.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.85.29.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.85.30.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.31.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.32.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.85.33.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.85.34.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.85.35.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.85.36.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.85.37.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.85.38.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.39.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.40.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.85.41.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.85.42.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.85.43.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.85.44.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.85.45.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.85.46.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.47.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.48.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.85.49.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.85.50.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.85.51.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.85.52.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.85.53.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.85.54.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.55.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.85.56.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.85.57.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.85.58.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.85.59.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.85.60.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.85.61.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.85.62.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.85.63.inst
    ISA: CF19.85.isa
    InstFormat: CF19.85.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.0.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.86.1.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.86.2.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.86.3.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.86.4.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.86.5.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.86.6.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.7.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.8.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.86.9.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.86.10.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.86.11.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.86.12.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.86.13.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.86.14.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.15.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.16.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.86.17.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.86.18.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.86.19.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.86.20.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.86.21.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.86.22.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.23.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.24.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.86.25.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.86.26.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.86.27.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.86.28.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.86.29.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.86.30.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.31.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.32.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.86.33.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.86.34.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.86.35.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.86.36.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.86.37.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.86.38.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.39.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.40.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.86.41.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.86.42.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.86.43.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.86.44.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.86.45.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.86.46.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.47.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.48.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.86.49.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.86.50.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.86.51.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.86.52.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.86.53.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.86.54.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.55.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.86.56.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.86.57.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.86.58.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.86.59.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.86.60.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.86.61.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.86.62.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.86.63.inst
    ISA: CF19.86.isa
    InstFormat: CF19.86.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.0.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.87.1.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.87.2.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.87.3.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.87.4.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.87.5.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.87.6.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.7.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.8.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.87.9.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.87.10.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.87.11.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.87.12.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.87.13.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.87.14.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.15.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.16.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.87.17.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.87.18.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.87.19.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.87.20.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.87.21.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.87.22.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.23.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.24.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.87.25.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.87.26.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.87.27.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.87.28.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.87.29.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.87.30.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.31.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.32.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.87.33.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.87.34.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.87.35.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.87.36.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.87.37.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.87.38.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.39.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.40.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.87.41.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.87.42.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.87.43.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.87.44.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.87.45.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.87.46.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.47.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.48.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.87.49.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.87.50.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.87.51.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.87.52.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.87.53.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.87.54.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.55.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.87.56.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.87.57.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.87.58.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.87.59.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.87.60.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.87.61.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.87.62.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.87.63.inst
    ISA: CF19.87.isa
    InstFormat: CF19.87.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.0.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.88.1.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.88.2.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.88.3.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.88.4.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.88.5.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.88.6.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.7.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.8.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.88.9.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.88.10.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.88.11.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.88.12.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.88.13.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.88.14.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.15.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.16.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.88.17.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.88.18.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.88.19.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.88.20.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.88.21.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.88.22.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.23.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.24.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.88.25.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.88.26.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.88.27.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.88.28.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.88.29.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.88.30.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.31.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.32.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.88.33.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.88.34.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.88.35.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.88.36.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.88.37.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.88.38.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.39.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.40.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.88.41.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.88.42.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.88.43.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.88.44.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.88.45.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.88.46.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.47.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.48.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.88.49.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.88.50.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.88.51.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.88.52.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.88.53.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.88.54.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.55.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.88.56.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.88.57.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.88.58.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.88.59.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.88.60.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.88.61.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.88.62.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.88.63.inst
    ISA: CF19.88.isa
    InstFormat: CF19.88.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.0.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.89.1.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.89.2.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.89.3.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.89.4.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.89.5.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.89.6.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.7.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.8.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.89.9.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.89.10.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.89.11.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.89.12.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.89.13.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.89.14.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.15.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.16.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.89.17.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.89.18.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.89.19.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.89.20.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.89.21.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.89.22.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.23.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.24.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.89.25.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.89.26.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.89.27.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.89.28.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.89.29.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.89.30.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.31.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.32.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.89.33.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.89.34.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.89.35.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.89.36.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.89.37.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.89.38.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.39.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.40.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.89.41.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.89.42.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.89.43.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.89.44.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.89.45.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.89.46.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.47.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.48.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.89.49.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.89.50.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.89.51.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.89.52.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.89.53.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.89.54.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.55.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.89.56.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.89.57.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.89.58.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.89.59.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.89.60.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.89.61.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.89.62.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.89.63.inst
    ISA: CF19.89.isa
    InstFormat: CF19.89.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.0.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.90.1.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.90.2.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.90.3.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.90.4.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.90.5.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.90.6.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.7.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.8.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.90.9.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.90.10.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.90.11.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.90.12.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.90.13.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.90.14.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.15.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.16.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.90.17.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.90.18.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.90.19.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.90.20.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.90.21.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.90.22.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.23.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.24.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.90.25.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.90.26.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.90.27.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.90.28.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.90.29.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.90.30.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.31.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.32.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.90.33.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.90.34.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.90.35.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.90.36.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.90.37.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.90.38.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.39.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.40.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.90.41.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.90.42.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.90.43.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.90.44.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.90.45.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.90.46.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.47.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.48.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.90.49.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.90.50.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.90.51.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.90.52.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.90.53.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.90.54.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.55.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.90.56.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.90.57.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.90.58.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.90.59.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.90.60.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.90.61.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.90.62.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.90.63.inst
    ISA: CF19.90.isa
    InstFormat: CF19.90.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.0.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.91.1.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.91.2.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.91.3.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.91.4.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.91.5.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.91.6.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.7.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.8.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.91.9.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.91.10.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.91.11.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.91.12.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.91.13.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.91.14.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.15.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.16.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.91.17.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.91.18.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.91.19.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.91.20.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.91.21.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.91.22.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.23.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.24.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.91.25.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.91.26.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.91.27.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.91.28.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.91.29.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.91.30.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.31.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.32.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.91.33.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.91.34.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.91.35.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.91.36.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.91.37.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.91.38.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.39.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.40.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.91.41.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.91.42.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.91.43.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.91.44.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.91.45.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.91.46.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.47.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.48.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.91.49.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.91.50.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.91.51.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.91.52.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.91.53.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.91.54.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.55.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.91.56.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.91.57.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.91.58.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.91.59.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.91.60.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.91.61.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.91.62.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.91.63.inst
    ISA: CF19.91.isa
    InstFormat: CF19.91.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.0.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.92.1.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.92.2.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.92.3.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.92.4.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.92.5.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.92.6.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.7.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.8.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.92.9.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.92.10.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.92.11.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.92.12.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.92.13.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.92.14.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.15.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.16.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.92.17.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.92.18.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.92.19.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.92.20.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.92.21.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.92.22.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.23.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.24.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.92.25.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.92.26.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.92.27.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.92.28.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.92.29.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.92.30.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.31.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.32.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.92.33.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.92.34.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.92.35.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.92.36.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.92.37.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.92.38.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.39.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.40.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.92.41.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.92.42.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.92.43.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.92.44.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.92.45.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.92.46.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.47.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.48.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.92.49.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.92.50.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.92.51.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.92.52.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.92.53.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.92.54.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.55.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.92.56.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.92.57.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.92.58.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.92.59.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.92.60.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.92.61.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.92.62.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.92.63.inst
    ISA: CF19.92.isa
    InstFormat: CF19.92.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.0.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.93.1.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.93.2.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.93.3.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.93.4.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.93.5.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.93.6.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.7.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.8.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.93.9.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.93.10.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.93.11.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.93.12.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.93.13.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.93.14.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.15.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.16.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.93.17.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.93.18.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.93.19.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.93.20.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.93.21.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.93.22.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.23.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.24.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.93.25.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.93.26.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.93.27.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.93.28.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.93.29.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.93.30.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.31.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.32.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.93.33.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.93.34.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.93.35.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.93.36.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.93.37.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.93.38.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.39.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.40.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.93.41.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.93.42.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.93.43.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.93.44.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.93.45.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.93.46.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.47.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.48.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.93.49.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.93.50.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.93.51.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.93.52.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.93.53.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.93.54.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.55.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.93.56.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.93.57.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.93.58.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.93.59.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.93.60.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.93.61.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.93.62.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.93.63.inst
    ISA: CF19.93.isa
    InstFormat: CF19.93.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.0.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.94.1.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.94.2.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.94.3.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.94.4.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.94.5.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.94.6.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.7.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.8.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.94.9.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.94.10.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.94.11.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.94.12.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.94.13.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.94.14.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.15.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.16.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.94.17.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.94.18.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.94.19.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.94.20.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.94.21.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.94.22.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.23.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.24.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.94.25.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.94.26.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.94.27.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.94.28.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.94.29.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.94.30.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.31.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.32.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.94.33.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.94.34.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.94.35.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.94.36.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.94.37.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.94.38.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.39.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.40.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.94.41.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.94.42.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.94.43.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.94.44.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.94.45.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.94.46.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.47.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.48.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.94.49.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.94.50.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.94.51.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.94.52.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.94.53.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.94.54.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.55.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.94.56.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.94.57.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.94.58.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.94.59.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.94.60.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.94.61.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.94.62.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.94.63.inst
    ISA: CF19.94.isa
    InstFormat: CF19.94.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.0.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.95.1.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.95.2.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.95.3.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.95.4.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.95.5.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.95.6.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.7.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.8.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.95.9.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.95.10.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.95.11.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.95.12.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.95.13.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.95.14.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.15.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.16.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.95.17.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.95.18.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.95.19.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.95.20.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.95.21.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.95.22.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.23.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.24.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.95.25.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.95.26.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.95.27.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.95.28.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.95.29.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.95.30.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.31.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.32.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.95.33.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.95.34.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.95.35.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.95.36.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.95.37.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.95.38.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.39.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.40.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.95.41.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.95.42.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.95.43.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.95.44.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.95.45.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.95.46.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.47.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.48.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.95.49.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.95.50.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.95.51.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.95.52.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.95.53.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.95.54.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.55.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.95.56.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.95.57.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.95.58.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.95.59.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.95.60.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.95.61.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.95.62.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.95.63.inst
    ISA: CF19.95.isa
    InstFormat: CF19.95.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.0.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.96.1.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.96.2.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.96.3.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.96.4.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.96.5.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.96.6.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.7.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.8.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.96.9.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.96.10.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.96.11.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.96.12.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.96.13.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.96.14.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.15.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.16.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.96.17.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.96.18.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.96.19.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.96.20.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.96.21.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.96.22.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.23.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.24.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.96.25.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.96.26.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.96.27.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.96.28.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.96.29.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.96.30.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.31.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.32.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.96.33.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.96.34.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.96.35.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.96.36.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.96.37.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.96.38.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.39.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.40.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.96.41.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.96.42.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.96.43.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.96.44.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.96.45.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.96.46.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.47.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.48.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.96.49.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.96.50.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.96.51.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.96.52.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.96.53.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.96.54.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.55.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.96.56.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.96.57.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.96.58.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.96.59.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.96.60.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.96.61.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.96.62.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.96.63.inst
    ISA: CF19.96.isa
    InstFormat: CF19.96.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.0.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.97.1.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.97.2.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.97.3.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.97.4.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.97.5.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.97.6.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.7.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.8.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.97.9.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.97.10.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.97.11.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.97.12.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.97.13.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.97.14.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.15.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.16.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.97.17.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.97.18.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.97.19.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.97.20.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.97.21.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.97.22.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.23.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.24.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.97.25.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.97.26.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.97.27.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.97.28.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.97.29.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.97.30.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.31.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.32.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.97.33.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.97.34.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.97.35.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.97.36.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.97.37.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.97.38.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.39.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.40.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.97.41.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.97.42.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.97.43.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.97.44.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.97.45.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.97.46.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.47.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.48.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.97.49.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.97.50.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.97.51.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.97.52.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.97.53.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.97.54.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.55.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.97.56.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.97.57.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.97.58.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.97.59.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.97.60.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.97.61.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.97.62.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.97.63.inst
    ISA: CF19.97.isa
    InstFormat: CF19.97.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.0.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.98.1.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.98.2.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.98.3.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.98.4.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.98.5.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.98.6.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.7.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.8.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.98.9.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.98.10.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.98.11.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.98.12.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.98.13.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.98.14.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.15.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.16.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.98.17.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.98.18.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.98.19.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.98.20.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.98.21.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.98.22.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.23.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.24.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.98.25.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.98.26.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.98.27.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.98.28.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.98.29.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.98.30.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.31.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.32.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.98.33.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.98.34.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.98.35.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.98.36.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.98.37.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.98.38.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.39.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.40.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.98.41.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.98.42.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.98.43.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.98.44.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.98.45.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.98.46.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.47.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.48.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.98.49.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.98.50.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.98.51.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.98.52.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.98.53.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.98.54.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.55.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.98.56.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.98.57.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.98.58.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.98.59.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.98.60.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.98.61.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.98.62.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.98.63.inst
    ISA: CF19.98.isa
    InstFormat: CF19.98.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
Caches:
  - Cache: CF19.core0.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core1.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core2.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core3.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core4.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core5.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core6.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core7.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core8.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core9.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core10.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core11.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core12.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core13.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core14.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core15.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core16.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core17.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core18.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core19.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core20.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core21.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core22.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core23.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core24.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core25.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core26.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core27.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core28.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core29.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core30.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core31.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core32.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core33.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core34.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core35.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core36.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core37.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core38.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core39.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core40.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core41.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core42.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core43.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core44.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core45.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core46.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core47.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core48.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core49.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core50.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core51.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core52.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core53.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core54.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core55.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core56.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core57.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core58.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core59.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core60.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core61.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core62.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core63.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core64.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core65.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core66.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core67.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core68.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core69.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core70.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core71.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core72.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core73.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core74.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core75.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core76.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core77.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core78.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core79.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core80.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core81.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core82.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core83.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core84.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core85.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core86.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core87.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core88.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core89.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core90.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core91.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core92.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core93.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core94.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core95.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core96.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core97.L1.cache
    Sets: 1
    Ways: 1
  - Cache: CF19.core98.L1.cache
    Sets: 1
    Ways: 1
Comms:
  - Comm: CF19.comm
    Type: NOC
    Width: 64
    Endpoints:
      - CF19.0.core
      - CF19.1.core
      - CF19.2.core
      - CF19.3.core
      - CF19.4.core
      - CF19.5.core
      - CF19.6.core
      - CF19.7.core
      - CF19.8.core
      - CF19.9.core
      - CF19.10.core
      - CF19.11.core
      - CF19.12.core
      - CF19.13.core
      - CF19.14.core
      - CF19.15.core
      - CF19.16.core
      - CF19.17.core
      - CF19.18.core
      - CF19.19.core
      - CF19.20.core
      - CF19.21.core
      - CF19.22.core
      - CF19.23.core
      - CF19.24.core
      - CF19.25.core
      - CF19.26.core
      - CF19.27.core
      - CF19.28.core
      - CF19.29.core
      - CF19.30.core
      - CF19.31.core
      - CF19.32.core
      - CF19.33.core
      - CF19.34.core
      - CF19.35.core
      - CF19.36.core
      - CF19.37.core
      - CF19.38.core
      - CF19.39.core
      - CF19.40.core
      - CF19.41.core
      - CF19.42.core
      - CF19.43.core
      - CF19.44.core
      - CF19.45.core
      - CF19.46.core
      - CF19.47.core
      - CF19.48.core
      - CF19.49.core
      - CF19.50.core
      - CF19.51.core
      - CF19.52.core
      - CF19.53.core
      - CF19.54.core
      - CF19.55.core
      - CF19.56.core
      - CF19.57.core
      - CF19.58.core
      - CF19.59.core
      - CF19.60.core
      - CF19.61.core
      - CF19.62.core
      - CF19.63.core
      - CF19.64.core
      - CF19.65.core
      - CF19.66.core
      - CF19.67.core
      - CF19.68.core
      - CF19.69.core
      - CF19.70.core
      - CF19.71.core
      - CF19.72.core
      - CF19.73.core
      - CF19.74.core
      - CF19.75.core
      - CF19.76.core
      - CF19.77.core
      - CF19.78.core
      - CF19.79.core
      - CF19.80.core
      - CF19.81.core
      - CF19.82.core
      - CF19.83.core
      - CF19.84.core
      - CF19.85.core
      - CF19.86.core
      - CF19.87.core
      - CF19.88.core
      - CF19.89.core
      - CF19.90.core
      - CF19.91.core
      - CF19.92.core
      - CF19.93.core
      - CF19.94.core
      - CF19.95.core
      - CF19.96.core
      - CF19.97.core
      - CF19.98.core
      - CF19.0.mctrl
      - CF19.1.mctrl
      - CF19.2.mctrl
      - CF19.3.mctrl
MemoryControllers:
  - MemoryController: CF19.0.mctrl
    Ports: 2
  - MemoryController: CF19.1.mctrl
    Ports: 2
  - MemoryController: CF19.2.mctrl
    Ports: 2
  - MemoryController: CF19.3.mctrl
    Ports: 2
Cores:
  - Core: CF19.0.core
    ThreadUnits: 1
    Cache: CF19.core0.L1.cache
    ISA: CF19.0.isa
    RegisterClasses:
      - RegClass: CF19.0.regclass
  - Core: CF19.1.core
    ThreadUnits: 1
    Cache: CF19.core1.L1.cache
    ISA: CF19.1.isa
    RegisterClasses:
      - RegClass: CF19.1.regclass
  - Core: CF19.2.core
    ThreadUnits: 1
    Cache: CF19.core2.L1.cache
    ISA: CF19.2.isa
    RegisterClasses:
      - RegClass: CF19.2.regclass
  - Core: CF19.3.core
    ThreadUnits: 1
    Cache: CF19.core3.L1.cache
    ISA: CF19.3.isa
    RegisterClasses:
      - RegClass: CF19.3.regclass
  - Core: CF19.4.core
    ThreadUnits: 1
    Cache: CF19.core4.L1.cache
    ISA: CF19.4.isa
    RegisterClasses:
      - RegClass: CF19.4.regclass
  - Core: CF19.5.core
    ThreadUnits: 1
    Cache: CF19.core5.L1.cache
    ISA: CF19.5.isa
    RegisterClasses:
      - RegClass: CF19.5.regclass
  - Core: CF19.6.core
    ThreadUnits: 1
    Cache: CF19.core6.L1.cache
    ISA: CF19.6.isa
    RegisterClasses:
      - RegClass: CF19.6.regclass
  - Core: CF19.7.core
    ThreadUnits: 1
    Cache: CF19.core7.L1.cache
    ISA: CF19.7.isa
    RegisterClasses:
      - RegClass: CF19.7.regclass
  - Core: CF19.8.core
    ThreadUnits: 1
    Cache: CF19.core8.L1.cache
    ISA: CF19.8.isa
    RegisterClasses:
      - RegClass: CF19.8.regclass
  - Core: CF19.9.core
    ThreadUnits: 1
    Cache: CF19.core9.L1.cache
    ISA: CF19.9.isa
    RegisterClasses:
      - RegClass: CF19.9.regclass
  - Core: CF19.10.core
    ThreadUnits: 1
    Cache: CF19.core10.L1.cache
    ISA: CF19.10.isa
    RegisterClasses:
      - RegClass: CF19.10.regclass
  - Core: CF19.11.core
    ThreadUnits: 1
    Cache: CF19.core11.L1.cache
    ISA: CF19.11.isa
    RegisterClasses:
      - RegClass: CF19.11.regclass
  - Core: CF19.12.core
    ThreadUnits: 1
    Cache: CF19.core12.L1.cache
    ISA: CF19.12.isa
    RegisterClasses:
      - RegClass: CF19.12.regclass
  - Core: CF19.13.core
    ThreadUnits: 1
    Cache: CF19.core13.L1.cache
    ISA: CF19.13.isa
    RegisterClasses:
      - RegClass: CF19.13.regclass
  - Core: CF19.14.core
    ThreadUnits: 1
    Cache: CF19.core14.L1.cache
    ISA: CF19.14.isa
    RegisterClasses:
      - RegClass: CF19.14.regclass
  - Core: CF19.15.core
    ThreadUnits: 1
    Cache: CF19.core15.L1.cache
    ISA: CF19.15.isa
    RegisterClasses:
      - RegClass: CF19.15.regclass
  - Core: CF19.16.core
    ThreadUnits: 1
    Cache: CF19.core16.L1.cache
    ISA: CF19.16.isa
    RegisterClasses:
      - RegClass: CF19.16.regclass
  - Core: CF19.17.core
    ThreadUnits: 1
    Cache: CF19.core17.L1.cache
    ISA: CF19.17.isa
    RegisterClasses:
      - RegClass: CF19.17.regclass
  - Core: CF19.18.core
    ThreadUnits: 1
    Cache: CF19.core18.L1.cache
    ISA: CF19.18.isa
    RegisterClasses:
      - RegClass: CF19.18.regclass
  - Core: CF19.19.core
    ThreadUnits: 1
    Cache: CF19.core19.L1.cache
    ISA: CF19.19.isa
    RegisterClasses:
      - RegClass: CF19.19.regclass
  - Core: CF19.20.core
    ThreadUnits: 1
    Cache: CF19.core20.L1.cache
    ISA: CF19.20.isa
    RegisterClasses:
      - RegClass: CF19.20.regclass
  - Core: CF19.21.core
    ThreadUnits: 1
    Cache: CF19.core21.L1.cache
    ISA: CF19.21.isa
    RegisterClasses:
      - RegClass: CF19.21.regclass
  - Core: CF19.22.core
    ThreadUnits: 1
    Cache: CF19.core22.L1.cache
    ISA: CF19.22.isa
    RegisterClasses:
      - RegClass: CF19.22.regclass
  - Core: CF19.23.core
    ThreadUnits: 1
    Cache: CF19.core23.L1.cache
    ISA: CF19.23.isa
    RegisterClasses:
      - RegClass: CF19.23.regclass
  - Core: CF19.24.core
    ThreadUnits: 1
    Cache: CF19.core24.L1.cache
    ISA: CF19.24.isa
    RegisterClasses:
      - RegClass: CF19.24.regclass
  - Core: CF19.25.core
    ThreadUnits: 1
    Cache: CF19.core25.L1.cache
    ISA: CF19.25.isa
    RegisterClasses:
      - RegClass: CF19.25.regclass
  - Core: CF19.26.core
    ThreadUnits: 1
    Cache: CF19.core26.L1.cache
    ISA: CF19.26.isa
    RegisterClasses:
      - RegClass: CF19.26.regclass
  - Core: CF19.27.core
    ThreadUnits: 1
    Cache: CF19.core27.L1.cache
    ISA: CF19.27.isa
    RegisterClasses:
      - RegClass: CF19.27.regclass
  - Core: CF19.28.core
    ThreadUnits: 1
    Cache: CF19.core28.L1.cache
    ISA: CF19.28.isa
    RegisterClasses:
      - RegClass: CF19.28.regclass
  - Core: CF19.29.core
    ThreadUnits: 1
    Cache: CF19.core29.L1.cache
    ISA: CF19.29.isa
    RegisterClasses:
      - RegClass: CF19.29.regclass
  - Core: CF19.30.core
    ThreadUnits: 1
    Cache: CF19.core30.L1.cache
    ISA: CF19.30.isa
    RegisterClasses:
      - RegClass: CF19.30.regclass
  - Core: CF19.31.core
    ThreadUnits: 1
    Cache: CF19.core31.L1.cache
    ISA: CF19.31.isa
    RegisterClasses:
      - RegClass: CF19.31.regclass
  - Core: CF19.32.core
    ThreadUnits: 1
    Cache: CF19.core32.L1.cache
    ISA: CF19.32.isa
    RegisterClasses:
      - RegClass: CF19.32.regclass
  - Core: CF19.33.core
    ThreadUnits: 1
    Cache: CF19.core33.L1.cache
    ISA: CF19.33.isa
    RegisterClasses:
      - RegClass: CF19.33.regclass
  - Core: CF19.34.core
    ThreadUnits: 1
    Cache: CF19.core34.L1.cache
    ISA: CF19.34.isa
    RegisterClasses:
      - RegClass: CF19.34.regclass
  - Core: CF19.35.core
    ThreadUnits: 1
    Cache: CF19.core35.L1.cache
    ISA: CF19.35.isa
    RegisterClasses:
      - RegClass: CF19.35.regclass
  - Core: CF19.36.core
    ThreadUnits: 1
    Cache: CF19.core36.L1.cache
    ISA: CF19.36.isa
    RegisterClasses:
      - RegClass: CF19.36.regclass
  - Core: CF19.37.core
    ThreadUnits: 1
    Cache: CF19.core37.L1.cache
    ISA: CF19.37.isa
    RegisterClasses:
      - RegClass: CF19.37.regclass
  - Core: CF19.38.core
    ThreadUnits: 1
    Cache: CF19.core38.L1.cache
    ISA: CF19.38.isa
    RegisterClasses:
      - RegClass: CF19.38.regclass
  - Core: CF19.39.core
    ThreadUnits: 1
    Cache: CF19.core39.L1.cache
    ISA: CF19.39.isa
    RegisterClasses:
      - RegClass: CF19.39.regclass
  - Core: CF19.40.core
    ThreadUnits: 1
    Cache: CF19.core40.L1.cache
    ISA: CF19.40.isa
    RegisterClasses:
      - RegClass: CF19.40.regclass
  - Core: CF19.41.core
    ThreadUnits: 1
    Cache: CF19.core41.L1.cache
    ISA: CF19.41.isa
    RegisterClasses:
      - RegClass: CF19.41.regclass
  - Core: CF19.42.core
    ThreadUnits: 1
    Cache: CF19.core42.L1.cache
    ISA: CF19.42.isa
    RegisterClasses:
      - RegClass: CF19.42.regclass
  - Core: CF19.43.core
    ThreadUnits: 1
    Cache: CF19.core43.L1.cache
    ISA: CF19.43.isa
    RegisterClasses:
      - RegClass: CF19.43.regclass
  - Core: CF19.44.core
    ThreadUnits: 1
    Cache: CF19.core44.L1.cache
    ISA: CF19.44.isa
    RegisterClasses:
      - RegClass: CF19.44.regclass
  - Core: CF19.45.core
    ThreadUnits: 1
    Cache: CF19.core45.L1.cache
    ISA: CF19.45.isa
    RegisterClasses:
      - RegClass: CF19.45.regclass
  - Core: CF19.46.core
    ThreadUnits: 1
    Cache: CF19.core46.L1.cache
    ISA: CF19.46.isa
    RegisterClasses:
      - RegClass: CF19.46.regclass
  - Core: CF19.47.core
    ThreadUnits: 1
    Cache: CF19.core47.L1.cache
    ISA: CF19.47.isa
    RegisterClasses:
      - RegClass: CF19.47.regclass
  - Core: CF19.48.core
    ThreadUnits: 1
    Cache: CF19.core48.L1.cache
    ISA: CF19.48.isa
    RegisterClasses:
      - RegClass: CF19.48.regclass
  - Core: CF19.49.core
    ThreadUnits: 1
    Cache: CF19.core49.L1.cache
    ISA: CF19.49.isa
    RegisterClasses:
      - RegClass: CF19.49.regclass
  - Core: CF19.50.core
    ThreadUnits: 1
    Cache: CF19.core50.L1.cache
    ISA: CF19.50.isa
    RegisterClasses:
      - RegClass: CF19.50.regclass
  - Core: CF19.51.core
    ThreadUnits: 1
    Cache: CF19.core51.L1.cache
    ISA: CF19.51.isa
    RegisterClasses:
      - RegClass: CF19.51.regclass
  - Core: CF19.52.core
    ThreadUnits: 1
    Cache: CF19.core52.L1.cache
    ISA: CF19.52.isa
    RegisterClasses:
      - RegClass: CF19.52.regclass
  - Core: CF19.53.core
    ThreadUnits: 1
    Cache: CF19.core53.L1.cache
    ISA: CF19.53.isa
    RegisterClasses:
      - RegClass: CF19.53.regclass
  - Core: CF19.54.core
    ThreadUnits: 1
    Cache: CF19.core54.L1.cache
    ISA: CF19.54.isa
    RegisterClasses:
      - RegClass: CF19.54.regclass
  - Core: CF19.55.core
    ThreadUnits: 1
    Cache: CF19.core55.L1.cache
    ISA: CF19.55.isa
    RegisterClasses:
      - RegClass: CF19.55.regclass
  - Core: CF19.56.core
    ThreadUnits: 1
    Cache: CF19.core56.L1.cache
    ISA: CF19.56.isa
    RegisterClasses:
      - RegClass: CF19.56.regclass
  - Core: CF19.57.core
    ThreadUnits: 1
    Cache: CF19.core57.L1.cache
    ISA: CF19.57.isa
    RegisterClasses:
      - RegClass: CF19.57.regclass
  - Core: CF19.58.core
    ThreadUnits: 1
    Cache: CF19.core58.L1.cache
    ISA: CF19.58.isa
    RegisterClasses:
      - RegClass: CF19.58.regclass
  - Core: CF19.59.core
    ThreadUnits: 1
    Cache: CF19.core59.L1.cache
    ISA: CF19.59.isa
    RegisterClasses:
      - RegClass: CF19.59.regclass
  - Core: CF19.60.core
    ThreadUnits: 1
    Cache: CF19.core60.L1.cache
    ISA: CF19.60.isa
    RegisterClasses:
      - RegClass: CF19.60.regclass
  - Core: CF19.61.core
    ThreadUnits: 1
    Cache: CF19.core61.L1.cache
    ISA: CF19.61.isa
    RegisterClasses:
      - RegClass: CF19.61.regclass
  - Core: CF19.62.core
    ThreadUnits: 1
    Cache: CF19.core62.L1.cache
    ISA: CF19.62.isa
    RegisterClasses:
      - RegClass: CF19.62.regclass
  - Core: CF19.63.core
    ThreadUnits: 1
    Cache: CF19.core63.L1.cache
    ISA: CF19.63.isa
    RegisterClasses:
      - RegClass: CF19.63.regclass
  - Core: CF19.64.core
    ThreadUnits: 1
    Cache: CF19.core64.L1.cache
    ISA: CF19.64.isa
    RegisterClasses:
      - RegClass: CF19.64.regclass
  - Core: CF19.65.core
    ThreadUnits: 1
    Cache: CF19.core65.L1.cache
    ISA: CF19.65.isa
    RegisterClasses:
      - RegClass: CF19.65.regclass
  - Core: CF19.66.core
    ThreadUnits: 1
    Cache: CF19.core66.L1.cache
    ISA: CF19.66.isa
    RegisterClasses:
      - RegClass: CF19.66.regclass
  - Core: CF19.67.core
    ThreadUnits: 1
    Cache: CF19.core67.L1.cache
    ISA: CF19.67.isa
    RegisterClasses:
      - RegClass: CF19.67.regclass
  - Core: CF19.68.core
    ThreadUnits: 1
    Cache: CF19.core68.L1.cache
    ISA: CF19.68.isa
    RegisterClasses:
      - RegClass: CF19.68.regclass
  - Core: CF19.69.core
    ThreadUnits: 1
    Cache: CF19.core69.L1.cache
    ISA: CF19.69.isa
    RegisterClasses:
      - RegClass: CF19.69.regclass
  - Core: CF19.70.core
    ThreadUnits: 1
    Cache: CF19.core70.L1.cache
    ISA: CF19.70.isa
    RegisterClasses:
      - RegClass: CF19.70.regclass
  - Core: CF19.71.core
    ThreadUnits: 1
    Cache: CF19.core71.L1.cache
    ISA: CF19.71.isa
    RegisterClasses:
      - RegClass: CF19.71.regclass
  - Core: CF19.72.core
    ThreadUnits: 1
    Cache: CF19.core72.L1.cache
    ISA: CF19.72.isa
    RegisterClasses:
      - RegClass: CF19.72.regclass
  - Core: CF19.73.core
    ThreadUnits: 1
    Cache: CF19.core73.L1.cache
    ISA: CF19.73.isa
    RegisterClasses:
      - RegClass: CF19.73.regclass
  - Core: CF19.74.core
    ThreadUnits: 1
    Cache: CF19.core74.L1.cache
    ISA: CF19.74.isa
    RegisterClasses:
      - RegClass: CF19.74.regclass
  - Core: CF19.75.core
    ThreadUnits: 1
    Cache: CF19.core75.L1.cache
    ISA: CF19.75.isa
    RegisterClasses:
      - RegClass: CF19.75.regclass
  - Core: CF19.76.core
    ThreadUnits: 1
    Cache: CF19.core76.L1.cache
    ISA: CF19.76.isa
    RegisterClasses:
      - RegClass: CF19.76.regclass
  - Core: CF19.77.core
    ThreadUnits: 1
    Cache: CF19.core77.L1.cache
    ISA: CF19.77.isa
    RegisterClasses:
      - RegClass: CF19.77.regclass
  - Core: CF19.78.core
    ThreadUnits: 1
    Cache: CF19.core78.L1.cache
    ISA: CF19.78.isa
    RegisterClasses:
      - RegClass: CF19.78.regclass
  - Core: CF19.79.core
    ThreadUnits: 1
    Cache: CF19.core79.L1.cache
    ISA: CF19.79.isa
    RegisterClasses:
      - RegClass: CF19.79.regclass
  - Core: CF19.80.core
    ThreadUnits: 1
    Cache: CF19.core80.L1.cache
    ISA: CF19.80.isa
    RegisterClasses:
      - RegClass: CF19.80.regclass
  - Core: CF19.81.core
    ThreadUnits: 1
    Cache: CF19.core81.L1.cache
    ISA: CF19.81.isa
    RegisterClasses:
      - RegClass: CF19.81.regclass
  - Core: CF19.82.core
    ThreadUnits: 1
    Cache: CF19.core82.L1.cache
    ISA: CF19.82.isa
    RegisterClasses:
      - RegClass: CF19.82.regclass
  - Core: CF19.83.core
    ThreadUnits: 1
    Cache: CF19.core83.L1.cache
    ISA: CF19.83.isa
    RegisterClasses:
      - RegClass: CF19.83.regclass
  - Core: CF19.84.core
    ThreadUnits: 1
    Cache: CF19.core84.L1.cache
    ISA: CF19.84.isa
    RegisterClasses:
      - RegClass: CF19.84.regclass
  - Core: CF19.85.core
    ThreadUnits: 1
    Cache: CF19.core85.L1.cache
    ISA: CF19.85.isa
    RegisterClasses:
      - RegClass: CF19.85.regclass
  - Core: CF19.86.core
    ThreadUnits: 1
    Cache: CF19.core86.L1.cache
    ISA: CF19.86.isa
    RegisterClasses:
      - RegClass: CF19.86.regclass
  - Core: CF19.87.core
    ThreadUnits: 1
    Cache: CF19.core87.L1.cache
    ISA: CF19.87.isa
    RegisterClasses:
      - RegClass: CF19.87.regclass
  - Core: CF19.88.core
    ThreadUnits: 1
    Cache: CF19.core88.L1.cache
    ISA: CF19.88.isa
    RegisterClasses:
      - RegClass: CF19.88.regclass
  - Core: CF19.89.core
    ThreadUnits: 1
    Cache: CF19.core89.L1.cache
    ISA: CF19.89.isa
    RegisterClasses:
      - RegClass: CF19.89.regclass
  - Core: CF19.90.core
    ThreadUnits: 1
    Cache: CF19.core90.L1.cache
    ISA: CF19.90.isa
    RegisterClasses:
      - RegClass: CF19.90.regclass
  - Core: CF19.91.core
    ThreadUnits: 1
    Cache: CF19.core91.L1.cache
    ISA: CF19.91.isa
    RegisterClasses:
      - RegClass: CF19.91.regclass
  - Core: CF19.92.core
    ThreadUnits: 1
    Cache: CF19.core92.L1.cache
    ISA: CF19.92.isa
    RegisterClasses:
      - RegClass: CF19.92.regclass
  - Core: CF19.93.core
    ThreadUnits: 1
    Cache: CF19.core93.L1.cache
    ISA: CF19.93.isa
    RegisterClasses:
      - RegClass: CF19.93.regclass
  - Core: CF19.94.core
    ThreadUnits: 1
    Cache: CF19.core94.L1.cache
    ISA: CF19.94.isa
    RegisterClasses:
      - RegClass: CF19.94.regclass
  - Core: CF19.95.core
    ThreadUnits: 1
    Cache: CF19.core95.L1.cache
    ISA: CF19.95.isa
    RegisterClasses:
      - RegClass: CF19.95.regclass
  - Core: CF19.96.core
    ThreadUnits: 1
    Cache: CF19.core96.L1.cache
    ISA: CF19.96.isa
    RegisterClasses:
      - RegClass: CF19.96.regclass
  - Core: CF19.97.core
    ThreadUnits: 1
    Cache: CF19.core97.L1.cache
    ISA: CF19.97.isa
    RegisterClasses:
      - RegClass: CF19.97.regclass
  - Core: CF19.98.core
    ThreadUnits: 1
    Cache: CF19.core98.L1.cache
    ISA: CF19.98.isa
    RegisterClasses:
      - RegClass: CF19.98.regclass
Socs:
  - Soc: CF19.soc
    Cores:
      - Core: CF19.0.core
      - Core: CF19.1.core
      - Core: CF19.2.core
      - Core: CF19.3.core
      - Core: CF19.4.core
      - Core: CF19.5.core
      - Core: CF19.6.core
      - Core: CF19.7.core
      - Core: CF19.8.core
      - Core: CF19.9.core
      - Core: CF19.10.core
      - Core: CF19.11.core
      - Core: CF19.12.core
      - Core: CF19.13.core
      - Core: CF19.14.core
      - Core: CF19.15.core
      - Core: CF19.16.core
      - Core: CF19.17.core
      - Core: CF19.18.core
      - Core: CF19.19.core
      - Core: CF19.20.core
      - Core: CF19.21.core
      - Core: CF19.22.core
      - Core: CF19.23.core
      - Core: CF19.24.core
      - Core: CF19.25.core
      - Core: CF19.26.core
      - Core: CF19.27.core
      - Core: CF19.28.core
      - Core: CF19.29.core
      - Core: CF19.30.core
      - Core: CF19.31.core
      - Core: CF19.32.core
      - Core: CF19.33.core
      - Core: CF19.34.core
      - Core: CF19.35.core
      - Core: CF19.36.core
      - Core: CF19.37.core
      - Core: CF19.38.core
      - Core: CF19.39.core
      - Core: CF19.40.core
      - Core: CF19.41.core
      - Core: CF19.42.core
      - Core: CF19.43.core
      - Core: CF19.44.core
      - Core: CF19.45.core
      - Core: CF19.46.core
      - Core: CF19.47.core
      - Core: CF19.48.core
      - Core: CF19.49.core
      - Core: CF19.50.core
      - Core: CF19.51.core
      - Core: CF19.52.core
      - Core: CF19.53.core
      - Core: CF19.54.core
      - Core: CF19.55.core
      - Core: CF19.56.core
      - Core: CF19.57.core
      - Core: CF19.58.core
      - Core: CF19.59.core
      - Core: CF19.60.core
      - Core: CF19.61.core
      - Core: CF19.62.core
      - Core: CF19.63.core
      - Core: CF19.64.core
      - Core: CF19.65.core
      - Core: CF19.66.core
      - Core: CF19.67.core
      - Core: CF19.68.core
      - Core: CF19.69.core
      - Core: CF19.70.core
      - Core: CF19.71.core
      - Core: CF19.72.core
      - Core: CF19.73.core
      - Core: CF19.74.core
      - Core: CF19.75.core
      - Core: CF19.76.core
      - Core: CF19.77.core
      - Core: CF19.78.core
      - Core: CF19.79.core
      - Core: CF19.80.core
      - Core: CF19.81.core
      - Core: CF19.82.core
      - Core: CF19.83.core
      - Core: CF19.84.core
      - Core: CF19.85.core
      - Core: CF19.86.core
      - Core: CF19.87.core
      - Core: CF19.88.core
      - Core: CF19.89.core
      - Core: CF19.90.core
      - Core: CF19.91.core
      - Core: CF19.92.core
      - Core: CF19.93.core
      - Core: CF19.94.core
      - Core: CF19.95.core
      - Core: CF19.96.core
      - Core: CF19.97.core
      - Core: CF19.98.core