

================================================================
== Vivado HLS Report for 'load_bigendian'
================================================================
* Date:           Wed Jun 15 09:28:11 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_enc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      64|     72|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      64|     72|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+----+----+
    |           Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------+----------------------------+---------+-------+----+----+
    |load_bigendian_BUS_A_s_axi_U  |load_bigendian_BUS_A_s_axi  |        0|      0|  64|  72|
    +------------------------------+----------------------------+---------+-------+----+----+
    |Total                         |                            |        0|      0|  64|  72|
    +------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|s_axi_BUS_A_AWVALID  |  in |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_AWREADY  | out |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_AWADDR   |  in |    5|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_WVALID   |  in |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_WREADY   | out |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_WDATA    |  in |   32|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_WSTRB    |  in |    4|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_ARVALID  |  in |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_ARREADY  | out |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_ARADDR   |  in |    5|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_RVALID   | out |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_RREADY   |  in |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_RDATA    | out |   32|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_RRESP    | out |    2|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_BVALID   | out |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_BREADY   |  in |    1|    s_axi   |      BUS_A     |    pointer   |
|s_axi_BUS_A_BRESP    | out |    2|    s_axi   |      BUS_A     |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs | load_bigendian | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | load_bigendian | return value |
|interrupt            | out |    1| ap_ctrl_hs | load_bigendian | return value |
+---------------------+-----+-----+------------+----------------+--------------+

