Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: reorder_buffer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reorder_buffer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reorder_buffer"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : reorder_buffer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/mux.vhd" in Library work.
Entity <mux> compiled.
Entity <mux> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/flipflop.vhd" in Library work.
Entity <flipflop> compiled.
Entity <flipflop> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg1BitR.vhd" in Library work.
Entity <Reg1BitR> compiled.
Entity <Reg1BitR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg4BitR.vhd" in Library work.
Entity <Reg4BitR> compiled.
Entity <Reg4BitR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg5BitR.vhd" in Library work.
Entity <Reg5BitR> compiled.
Entity <Reg5BitR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/Reg32BitR.vhd" in Library work.
Entity <Reg32BitR> compiled.
Entity <Reg32BitR> (Architecture <Structural>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/buffer_line.vhd" in Library work.
Entity <buffer_line> compiled.
Entity <buffer_line> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" in Library work.
Entity <rob_control> compiled.
Entity <rob_control> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-3/code/reorder_buffer.vhd" in Library work.
Entity <reorder_buffer> compiled.
Entity <reorder_buffer> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reorder_buffer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <buffer_line> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rob_control> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg32BitR> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <reorder_buffer> in library <work> (Architecture <Behavioral>).
Entity <reorder_buffer> analyzed. Unit <reorder_buffer> generated.

Analyzing Entity <buffer_line> in library <work> (Architecture <Behavioral>).
Entity <buffer_line> analyzed. Unit <buffer_line> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <Behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <mux> in library <work> (Architecture <Behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <Behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <Behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <Reg32BitR> in library <work> (Architecture <Structural>).
Entity <Reg32BitR> analyzed. Unit <Reg32BitR> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <Behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.

Analyzing Entity <rob_control> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 130: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <head>, <commit_sel>, <fop>
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 181: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <commit_sel>
WARNING:Xst:819 - "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd" line 216: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <commit_sel>
Entity <rob_control> analyzed. Unit <rob_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rob_control>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/rob_control.vhd".
    Found 8-bit register for signal <free>.
    Found 8-bit register for signal <head>.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0000> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0001> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0002> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0003> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0004> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0005> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0006> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <j_flags$mux0007> created at line 201.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0000> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0001> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0002> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0003> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0004> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0005> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0006> created at line 236.
    Found 1-bit 8-to-1 multiplexer for signal <k_flags$mux0007> created at line 236.
    Found 3-bit adder for signal <pointer$addsub0000> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0001> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0002> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0003> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0004> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0005> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0006> created at line 197.
    Found 3-bit adder for signal <pointer$addsub0007> created at line 197.
    Found 2-bit 8-to-1 multiplexer for signal <V_commit$mux0002> created at line 151.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
Unit <rob_control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <Reg32BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/Reg32BitR.vhd".
Unit <Reg32BitR> synthesized.


Synthesizing Unit <buffer_line>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/buffer_line.vhd".
    Found 1-bit xor2 for signal <j_equal$xor0000>.
    Found 1-bit xor2 for signal <j_equal$xor0001>.
    Found 1-bit xor2 for signal <j_equal$xor0002>.
    Found 1-bit xor2 for signal <j_equal$xor0003>.
    Found 1-bit xor2 for signal <j_equal$xor0004>.
    Found 1-bit xor2 for signal <k_equal$xor0000>.
    Found 1-bit xor2 for signal <k_equal$xor0001>.
    Found 1-bit xor2 for signal <k_equal$xor0002>.
    Found 1-bit xor2 for signal <k_equal$xor0003>.
    Found 1-bit xor2 for signal <k_equal$xor0004>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0000>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0001>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0002>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0003>.
    Found 1-bit xor2 for signal <tag_match_Q$xor0004>.
Unit <buffer_line> synthesized.


Synthesizing Unit <reorder_buffer>.
    Related source file is "C:/arxitektonikh1/HRY415-project-3/code/reorder_buffer.vhd".
    Found 5-bit 8-to-1 multiplexer for signal <Qj>.
    Found 5-bit 8-to-1 multiplexer for signal <Qk>.
    Found 32-bit 8-to-1 multiplexer for signal <forward_data_j>.
    Found 32-bit 8-to-1 multiplexer for signal <forward_data_k>.
    Found 5-bit 8-to-1 multiplexer for signal <commit_reg>.
    Found 32-bit 8-to-1 multiplexer for signal <commit_data>.
    Found 32-bit 8-to-1 multiplexer for signal <PC_exception>.
    Summary:
	inferred 143 Multiplexer(s).
Unit <reorder_buffer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 8
# Registers                                            : 594
 1-bit register                                        : 592
 8-bit register                                        : 2
# Multiplexers                                         : 24
 1-bit 8-to-1 multiplexer                              : 16
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 8-to-1 multiplexer                             : 4
 5-bit 8-to-1 multiplexer                              : 3
# Xors                                                 : 120
 1-bit xor2                                            : 120

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 8
# Registers                                            : 608
 Flip-Flops                                            : 608
# Multiplexers                                         : 24
 1-bit 8-to-1 multiplexer                              : 16
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 8-to-1 multiplexer                             : 4
 5-bit 8-to-1 multiplexer                              : 3
# Xors                                                 : 120
 1-bit xor2                                            : 120

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reorder_buffer> ...

Optimizing unit <rob_control> ...

Optimizing unit <Reg32BitR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reorder_buffer, actual ratio is 4.
FlipFlop rob_control0/head_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 609
 Flip-Flops                                            : 609

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reorder_buffer.ngr
Top Level Output File Name         : reorder_buffer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 237

Cell Usage :
# BELS                             : 1561
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 15
#      LUT3                        : 572
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 493
#      LUT4_L                      : 8
#      MUXF5                       : 315
#      MUXF6                       : 151
# FlipFlops/Latches                : 609
#      FDC                         : 16
#      FDCE                        : 576
#      FDRE                        : 14
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 236
#      IBUF                        : 88
#      OBUF                        : 148
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      677  out of  14752     4%  
 Number of Slice Flip Flops:            609  out of  29504     2%  
 Number of 4 input LUTs:               1094  out of  29504     3%  
 Number of IOs:                         237
 Number of bonded IOBs:                 237  out of    250    94%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 609   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                              | Load  |
-----------------------------------+----------------------------------------------+-------+
N0(XST_GND:G)                      | NONE(gen[0].buffer_line/Fu_type0/flipflop0/q)| 592   |
-----------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.237ns (Maximum Frequency: 160.339MHz)
   Minimum input arrival time before clock: 6.619ns
   Maximum output required time after clock: 20.918ns
   Maximum combinational path delay: 18.034ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.237ns (frequency: 160.339MHz)
  Total number of paths / destination ports: 2128 / 635
-------------------------------------------------------------------------
Delay:               6.237ns (Levels of Logic = 3)
  Source:            rob_control0/head_4 (FF)
  Destination:       rob_control0/free_7 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: rob_control0/head_4 to rob_control0/free_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.514   0.823  rob_control0/head_4 (rob_control0/head_4)
     LUT3:I2->O            1   0.612   0.387  rob_control0/head_exception2 (rob_control0/head_exception2)
     LUT4:I2->O           11   0.612   0.945  rob_control0/head_exception24 (rob_control0/head_exception24)
     LUT2:I0->O           20   0.612   0.937  rob_control0/head_exception66 (exception_valid_OBUF)
     FDSE:S                    0.795          rob_control0/head_0
    ----------------------------------------
    Total                      6.237ns (3.145ns logic, 3.092ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2536 / 1176
-------------------------------------------------------------------------
Offset:              6.619ns (Levels of Logic = 5)
  Source:            cdb_valid (PAD)
  Destination:       gen[2].buffer_line/done_reg/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: cdb_valid to gen[2].buffer_line/done_reg/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  cdb_valid_IBUF (cdb_valid_IBUF)
     LUT3:I0->O            4   0.612   0.651  gen[0].buffer_line/comparator_and000011 (N64)
     LUT3:I0->O            4   0.612   0.502  gen[1].buffer_line/comparator_and000011 (N109)
     LUT4:I3->O           67   0.612   1.112  gen[2].buffer_line/comparator_and00001 (gen[2].buffer_line/comparator)
     LUT4:I2->O            1   0.612   0.000  gen[2].buffer_line/done_reg/mux0/output1 (gen[2].buffer_line/done_reg/muxOut)
     FDC:D                     0.268          gen[2].buffer_line/done_reg/flipflop0/q
    ----------------------------------------
    Total                      6.619ns (3.822ns logic, 2.797ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 885238 / 146
-------------------------------------------------------------------------
Offset:              20.918ns (Levels of Logic = 16)
  Source:            rob_control0/head_6 (FF)
  Destination:       Qj<4> (PAD)
  Source Clock:      Clk rising

  Data Path: rob_control0/head_6 to Qj<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.514   0.886  rob_control0/head_6 (rob_control0/head_6)
     LUT4:I1->O            2   0.612   0.410  rob_control0/head_encoded<0>11 (rob_control0/head_encoded<0>11)
     LUT4:I2->O           74   0.612   1.114  rob_control0/pointer_mux0000<0>33 (rob_control0/pointer_mux0000<0>33)
     LUT4:I2->O            2   0.612   0.383  rob_control0/pointer_mux0001<2>18_SW0 (N68)
     LUT4:I3->O           12   0.612   0.886  rob_control0/pointer_mux0001<2>18 (rob_control0/Madd_pointer_addsub0002_lut<2>)
     LUT4:I1->O            4   0.612   0.499  rob_control0/pointer_mux0006<2>1 (rob_control0/Madd_pointer_addsub0007_lut<2>)
     MUXF6:S->O            5   0.737   0.607  rob_control0/Mmux_j_flags_mux0006_2_f6 (rob_control0/j_flags_mux0006)
     LUT4:I1->O            1   0.612   0.360  rob_control0/forward_sel_j<2>31_SW0 (N60)
     LUT4:I3->O            1   0.612   0.509  rob_control0/forward_sel_j<2>115_SW0_SW0 (N72)
     LUT3:I0->O            1   0.612   0.000  rob_control0/forward_sel_j<2>115_SW0_F (N96)
     MUXF5:I0->O           1   0.278   0.426  rob_control0/forward_sel_j<2>115_SW0 (N62)
     LUT4:I1->O            1   0.612   0.509  rob_control0/forward_sel_j<2>115 (rob_control0/forward_sel_j<2>115)
     LUT3:I0->O            1   0.612   0.000  rob_control0/forward_sel_j<2>165_F (N92)
     MUXF5:I0->O          38   0.278   1.226  rob_control0/forward_sel_j<2>165 (forward_sel_j<2>)
     LUT4:I0->O            1   0.612   0.426  Mmux_Qj1038 (Mmux_Qj1038)
     LUT4:I1->O            1   0.612   0.357  Mmux_Qj1070 (Qj_4_OBUF)
     OBUF:I->O                 3.169          Qj_4_OBUF (Qj<4>)
    ----------------------------------------
    Total                     20.918ns (12.320ns logic, 8.598ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 291372 / 106
-------------------------------------------------------------------------
Delay:               18.034ns (Levels of Logic = 16)
  Source:            Rj<0> (PAD)
  Destination:       Qj<4> (PAD)

  Data Path: Rj<0> to Qj<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.712  Rj_0_IBUF (Rj_0_IBUF)
     LUT4:I1->O            1   0.612   0.509  gen[7].buffer_line/j_equal26 (gen[7].buffer_line/j_equal26)
     LUT3:I0->O            8   0.612   0.712  gen[7].buffer_line/j_equal82 (j_flags<7>)
     LUT4:I1->O            1   0.612   0.000  rob_control0/Mmux_j_flags_mux0006_3_f52 (rob_control0/Mmux_j_flags_mux0006_3_f52)
     MUXF5:I1->O           1   0.278   0.000  rob_control0/Mmux_j_flags_mux0006_3_f5 (rob_control0/Mmux_j_flags_mux0006_3_f5)
     MUXF6:I1->O           5   0.451   0.607  rob_control0/Mmux_j_flags_mux0006_2_f6 (rob_control0/j_flags_mux0006)
     LUT4:I1->O            1   0.612   0.360  rob_control0/forward_sel_j<2>31_SW0 (N60)
     LUT4:I3->O            1   0.612   0.509  rob_control0/forward_sel_j<2>115_SW0_SW0 (N72)
     LUT3:I0->O            1   0.612   0.000  rob_control0/forward_sel_j<2>115_SW0_F (N96)
     MUXF5:I0->O           1   0.278   0.426  rob_control0/forward_sel_j<2>115_SW0 (N62)
     LUT4:I1->O            1   0.612   0.509  rob_control0/forward_sel_j<2>115 (rob_control0/forward_sel_j<2>115)
     LUT3:I0->O            1   0.612   0.000  rob_control0/forward_sel_j<2>165_F (N92)
     MUXF5:I0->O          38   0.278   1.226  rob_control0/forward_sel_j<2>165 (forward_sel_j<2>)
     LUT4:I0->O            1   0.612   0.426  Mmux_Qj1038 (Mmux_Qj1038)
     LUT4:I1->O            1   0.612   0.357  Mmux_Qj1070 (Qj_4_OBUF)
     OBUF:I->O                 3.169          Qj_4_OBUF (Qj<4>)
    ----------------------------------------
    Total                     18.034ns (11.680ns logic, 6.354ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.25 secs
 
--> 

Total memory usage is 291392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

