
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 10376 ; free virtual = 30542
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2604.867 ; gain = 4.000 ; free physical = 9026 ; free virtual = 29192
Restored from archive | CPU: 0.150000 secs | Memory: 1.380875 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2604.867 ; gain = 4.000 ; free physical = 9026 ; free virtual = 29192
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.867 ; gain = 0.000 ; free physical = 9036 ; free virtual = 29202
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2604.867 ; gain = 1209.945 ; free physical = 9036 ; free virtual = 29202
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2682.902 ; gain = 69.031 ; free physical = 9025 ; free virtual = 29190

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c14763f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.902 ; gain = 138.000 ; free physical = 8957 ; free virtual = 29123

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 208 inverter(s) to 5436 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15639f580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8936 ; free virtual = 29102
INFO: [Opt 31-389] Phase Retarget created 1036 cells and removed 1529 cells
INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21dec347b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8936 ; free virtual = 29102
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 346 cells
INFO: [Opt 31-1021] In phase Constant propagation, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16ed428dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8935 ; free virtual = 29101
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 879 cells
INFO: [Opt 31-1021] In phase Sweep, 178 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2394de96c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8935 ; free virtual = 29101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ece29632

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8936 ; free virtual = 29102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16a5390eb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8936 ; free virtual = 29102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1036  |            1529  |                                             42  |
|  Constant propagation         |              48  |             346  |                                             38  |
|  Sweep                        |               0  |             879  |                                            178  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             39  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2951.930 ; gain = 0.000 ; free physical = 8936 ; free virtual = 29102
Ending Logic Optimization Task | Checksum: 1f700dcf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.930 ; gain = 56.027 ; free physical = 8936 ; free virtual = 29102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1dc33a22a

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7930 ; free virtual = 28097
Ending Power Optimization Task | Checksum: 1dc33a22a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4485.320 ; gain = 1533.391 ; free physical = 7970 ; free virtual = 28136

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 177000598

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7980 ; free virtual = 28146
Ending Final Cleanup Task | Checksum: 177000598

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7979 ; free virtual = 28145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7979 ; free virtual = 28145
Ending Netlist Obfuscation Task | Checksum: 177000598

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7979 ; free virtual = 28145
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 4485.320 ; gain = 1880.453 ; free physical = 7979 ; free virtual = 28145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7979 ; free virtual = 28145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7974 ; free virtual = 28145
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7972 ; free virtual = 28144
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7971 ; free virtual = 28145
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7939 ; free virtual = 28113
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100299172

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7939 ; free virtual = 28113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7939 ; free virtual = 28113

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13302ca20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7882 ; free virtual = 28056

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 1997cdfef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7854 ; free virtual = 28029

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1997cdfef

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7854 ; free virtual = 28029
Phase 1 Placer Initialization | Checksum: 1997cdfef

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7854 ; free virtual = 28028

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16e95e15c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7744 ; free virtual = 27918

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7724 ; free virtual = 27898

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a0a8c328

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7724 ; free virtual = 27898
Phase 2 Global Placement | Checksum: 1bc8e7865

Time (s): cpu = 00:02:02 ; elapsed = 00:00:45 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7733 ; free virtual = 27907

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc8e7865

Time (s): cpu = 00:02:02 ; elapsed = 00:00:46 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7733 ; free virtual = 27907

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24f767322

Time (s): cpu = 00:02:08 ; elapsed = 00:00:48 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7733 ; free virtual = 27907

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2241c1dde

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7733 ; free virtual = 27907

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 2241c1dde

Time (s): cpu = 00:02:09 ; elapsed = 00:00:48 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7734 ; free virtual = 27908

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 2475959cf

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7705 ; free virtual = 27880

Phase 3.6 Flow Legalize Slice Clusters
Phase 3.6 Flow Legalize Slice Clusters | Checksum: 1c41fedbc

Time (s): cpu = 00:02:13 ; elapsed = 00:00:51 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7703 ; free virtual = 27878

Phase 3.7 Slice Area Swap
Phase 3.7 Slice Area Swap | Checksum: 1c45dca29

Time (s): cpu = 00:02:15 ; elapsed = 00:00:53 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7669 ; free virtual = 27844

Phase 3.8 Commit Slice Clusters
Phase 3.8 Commit Slice Clusters | Checksum: 1bd248fb2

Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7682 ; free virtual = 27857

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 18a0e80e6

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7683 ; free virtual = 27857

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 219edd1f5

Time (s): cpu = 00:02:22 ; elapsed = 00:00:56 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7690 ; free virtual = 27865
Phase 3 Detail Placement | Checksum: 219edd1f5

Time (s): cpu = 00:02:22 ; elapsed = 00:00:56 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7690 ; free virtual = 27865

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e543e25

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 3626 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: eb31dadc

Time (s): cpu = 00:02:35 ; elapsed = 00:01:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7673 ; free virtual = 27848
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.181. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fc90406c

Time (s): cpu = 00:02:49 ; elapsed = 00:01:13 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7668 ; free virtual = 27843
Phase 4.1 Post Commit Optimization | Checksum: fc90406c

Time (s): cpu = 00:02:49 ; elapsed = 00:01:13 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7668 ; free virtual = 27843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc90406c

Time (s): cpu = 00:02:49 ; elapsed = 00:01:13 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7686 ; free virtual = 27861
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7642 ; free virtual = 27817

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c7dcde1

Time (s): cpu = 00:03:00 ; elapsed = 00:01:24 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7642 ; free virtual = 27817

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7642 ; free virtual = 27817
Phase 4.4 Final Placement Cleanup | Checksum: 1c654defb

Time (s): cpu = 00:03:00 ; elapsed = 00:01:24 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7642 ; free virtual = 27817
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c654defb

Time (s): cpu = 00:03:00 ; elapsed = 00:01:24 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7642 ; free virtual = 27817
Ending Placer Task | Checksum: 1aa9d0447

Time (s): cpu = 00:03:00 ; elapsed = 00:01:24 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7774 ; free virtual = 27949
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:27 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7774 ; free virtual = 27949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7774 ; free virtual = 27949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7752 ; free virtual = 27941
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7712 ; free virtual = 27935
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7753 ; free virtual = 27942
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7715 ; free virtual = 27904
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7748 ; free virtual = 27937
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7712 ; free virtual = 27901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7689 ; free virtual = 27893
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7650 ; free virtual = 27888
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4485.320 ; gain = 0.000 ; free physical = 7689 ; free virtual = 27892
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d37776f1 ConstDB: 0 ShapeSum: 7737ffe1 RouteDB: 5fed8d75

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18a522e95

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 4811.973 ; gain = 326.652 ; free physical = 7314 ; free virtual = 27517
Post Restoration Checksum: NetGraph: 454cf96f NumContArr: 9c0365f7 Constraints: 83e9a72 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e98ef9d8

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 4811.973 ; gain = 326.652 ; free physical = 7318 ; free virtual = 27521

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e98ef9d8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 4844.766 ; gain = 359.445 ; free physical = 7240 ; free virtual = 27443

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e98ef9d8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 4844.766 ; gain = 359.445 ; free physical = 7240 ; free virtual = 27443

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 28bc24dcd

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7213 ; free virtual = 27416

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2d2ecba10

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7227 ; free virtual = 27431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.255  | TNS=0.000  | WHS=-0.058 | THS=-2.613 |

Phase 2 Router Initialization | Checksum: 2c912bf9f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7215 ; free virtual = 27419

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d07bbad9

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7183 ; free virtual = 27387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5487
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=-0.008 | THS=-0.015 |

Phase 4.1 Global Iteration 0 | Checksum: 1d060a85c

Time (s): cpu = 00:02:46 ; elapsed = 00:01:35 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7180 ; free virtual = 27384

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2dcb42ba0

Time (s): cpu = 00:02:49 ; elapsed = 00:01:37 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7181 ; free virtual = 27385
Phase 4 Rip-up And Reroute | Checksum: 2dcb42ba0

Time (s): cpu = 00:02:49 ; elapsed = 00:01:37 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7181 ; free virtual = 27385

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25cd2d2f5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 25cd2d2f5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27394

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25cd2d2f5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27394
Phase 5 Delay and Skew Optimization | Checksum: 25cd2d2f5

Time (s): cpu = 00:02:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27394

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3245cc3c8

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26019183d

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27395
Phase 6 Post Hold Fix | Checksum: 26019183d

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7191 ; free virtual = 27395

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29939 %
  Global Horizontal Routing Utilization  = 1.02566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 243aa9e50

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7185 ; free virtual = 27389

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 243aa9e50

Time (s): cpu = 00:03:01 ; elapsed = 00:01:41 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7185 ; free virtual = 27389

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 243aa9e50

Time (s): cpu = 00:03:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7184 ; free virtual = 27388

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 243aa9e50

Time (s): cpu = 00:03:03 ; elapsed = 00:01:43 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7189 ; free virtual = 27393
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:03 ; elapsed = 00:01:43 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7297 ; free virtual = 27501

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:45 . Memory (MB): peak = 4914.008 ; gain = 428.688 ; free physical = 7297 ; free virtual = 27501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4914.008 ; gain = 0.000 ; free physical = 7297 ; free virtual = 27501
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4914.008 ; gain = 0.000 ; free physical = 7277 ; free virtual = 27495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4914.008 ; gain = 0.000 ; free physical = 7226 ; free virtual = 27491
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4914.008 ; gain = 0.000 ; free physical = 7276 ; free virtual = 27496
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 7142 ; free virtual = 27362
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 7083 ; free virtual = 27315
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 7073 ; free virtual = 27307
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 7052 ; free virtual = 27300
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 6999 ; free virtual = 27293
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5002.051 ; gain = 0.000 ; free physical = 7050 ; free virtual = 27300
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 23:30:27 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1394.926 ; gain = 0.000 ; free physical = 9836 ; free virtual = 30087
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.559 ; gain = 52.664 ; free physical = 8347 ; free virtual = 28598
Restored from archive | CPU: 2.050000 secs | Memory: 34.673515 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.559 ; gain = 52.664 ; free physical = 8347 ; free virtual = 28598
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.559 ; gain = 0.000 ; free physical = 8354 ; free virtual = 28606
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRLC32E => SRL16E: 1026 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2831.559 ; gain = 1436.633 ; free physical = 8354 ; free virtual = 28606
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 86 net(s) have no routable loads. The problem bus(es) and/or net(s) are rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[1], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[4], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[5], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[6], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[7], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[12], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc00_status[13], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[1], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[4], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[5], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[6], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[7], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[12], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc02_status[13], rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/adc10_status[1]... and (the first 15 of 86 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3739.699 ; gain = 908.141 ; free physical = 7924 ; free virtual = 28241
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 23:32:10 2020...
