Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d2199dbe0e1f48328370f94c4ede6d02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ihsim_behav xil_defaultlib.ihsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sim_1/new/ihsim.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockGenerator(TARGET_CYCLE_MS=0...
Compiling module xil_defaultlib.InteractionHandlerForSim
Compiling module xil_defaultlib.ihsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ihsim_behav
