--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml key_filter.twx key_filter.ncd -o key_filter.twr key_filter.pcf
-ucf key_filter.ucf

Design file:              key_filter.ncd
Physical constraint file: key_filter.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
key_in<0>   |    3.124(R)|      SLOW  |   -1.202(R)|      FAST  |clk_BUFGP         |   0.000|
key_in<1>   |    3.031(R)|      SLOW  |   -1.072(R)|      FAST  |clk_BUFGP         |   0.000|
key_in<2>   |    2.729(R)|      SLOW  |   -0.884(R)|      FAST  |clk_BUFGP         |   0.000|
key_in<3>   |    1.811(R)|      SLOW  |   -0.381(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n       |    3.597(R)|      SLOW  |   -0.423(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         9.902(R)|      SLOW  |         4.122(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        10.308(R)|      SLOW  |         4.420(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        10.041(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.784(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.070|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 21 20:58:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4667 MB



