

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 08:06:35 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_9b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8204|  8204|  8205|  8205|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  8202|  8202|        19|          8|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1884|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    128|       0|      0|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    727|
|Register         |        -|      -|    4436|      1|
+-----------------+---------+-------+--------+-------+
|Total            |       32|    128|    4436|   2612|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|     53|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sdEe_U1   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U2   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U3   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U4   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U5   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U6   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U7   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U8   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U9   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U10  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U11  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U12  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U13  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U14  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U15  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U16  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U17  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U18  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U19  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U20  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U21  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U22  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U23  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U24  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U25  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U26  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U27  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U28  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U29  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U30  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U31  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U32  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|    128|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_16_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_17_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_18_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_19_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_20_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_21_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_22_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_23_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_24_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_25_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_26_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_27_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_28_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_29_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_30_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_31_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |       32|  0|   0|  1024| 1024|    32|        32768|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                         |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_1629_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1623_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_2249_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp10_fu_2611_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_2586_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_2607_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_2668_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_2638_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_2664_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp16_fu_2716_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp17_fu_2693_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp18_fu_2620_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp19_fu_2590_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_2678_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp20_fu_2616_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp21_fu_2688_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp22_fu_2642_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp23_fu_2684_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp24_fu_2707_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp25_fu_2629_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp26_fu_2594_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp27_fu_2625_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp28_fu_2702_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp29_fu_2646_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_2659_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp30_fu_2698_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_2602_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_2582_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_2598_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_2654_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_2634_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_2650_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_2673_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp_22_fu_1721_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_24_fu_1795_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_26_fu_1994_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_28_fu_2215_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_29_fu_2508_p2               |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1617_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1635_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_3_fu_1787_p2                |   icmp   |      0|  0|   3|           6|           1|
    |tmp_fu_1655_p2                  |   icmp   |      0|  0|   3|           6|           1|
    |tmp_mid1_fu_1649_p2             |   icmp   |      0|  0|   3|           6|           1|
    |tmp_11_fu_1770_p2               |    or    |      0|  0|  13|           9|           2|
    |tmp_13_fu_1821_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_15_fu_1929_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_17_fu_2039_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_19_fu_2147_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_5_fu_1701_p2                |    or    |      0|  0|  13|           9|           1|
    |tmp_8_fu_1735_p2                |    or    |      0|  0|  13|           9|           2|
    |a_row_0_1_fu_1859_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_10_1_fu_2070_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_11_1_fu_2178_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_12_1_fu_2390_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_13_1_fu_2383_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_14_1_fu_2376_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_15_1_fu_2369_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_16_1_fu_1845_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_17_1_fu_1953_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_18_1_fu_2063_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_19_1_fu_2171_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1967_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_20_1_fu_2362_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_21_1_fu_2355_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_22_1_fu_2348_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_23_1_fu_2341_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_24_1_fu_1838_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_25_1_fu_1946_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_26_1_fu_2056_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_27_1_fu_2164_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_28_1_fu_2334_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_29_1_fu_2327_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_2077_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_30_1_fu_2320_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_31_1_fu_2313_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_2185_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_4_1_fu_2418_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_5_1_fu_2411_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_6_1_fu_2404_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_7_1_fu_2397_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_8_1_fu_1852_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_9_1_fu_1960_p3            |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_1641_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_1_mid2_v_fu_1669_p3         |  select  |      0|  0|   6|           1|           6|
    |tmp_mid2_fu_1661_p3             |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1884|        1192|        2107|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig                |  64|          9|   32|        288|
    |a_1_Addr_A_orig                |  64|          9|   32|        288|
    |a_2_Addr_A_orig                |  64|          9|   32|        288|
    |a_3_Addr_A_orig                |  64|          9|   32|        288|
    |ap_NS_fsm                      |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter2        |   1|          2|    1|          2|
    |b_0_Addr_A_orig                |  64|          9|   32|        288|
    |b_1_Addr_A_orig                |  64|          9|   32|        288|
    |b_2_Addr_A_orig                |  64|          9|   32|        288|
    |b_3_Addr_A_orig                |  64|          9|   32|        288|
    |b_copy_0_address0              |   5|          3|    5|         15|
    |b_copy_10_address0             |   5|          3|    5|         15|
    |b_copy_11_address0             |   5|          3|    5|         15|
    |b_copy_12_address0             |   5|          3|    5|         15|
    |b_copy_13_address0             |   5|          3|    5|         15|
    |b_copy_14_address0             |   5|          3|    5|         15|
    |b_copy_15_address0             |   5|          3|    5|         15|
    |b_copy_16_address0             |   5|          3|    5|         15|
    |b_copy_17_address0             |   5|          3|    5|         15|
    |b_copy_18_address0             |   5|          3|    5|         15|
    |b_copy_19_address0             |   5|          3|    5|         15|
    |b_copy_1_address0              |   5|          3|    5|         15|
    |b_copy_20_address0             |   5|          3|    5|         15|
    |b_copy_21_address0             |   5|          3|    5|         15|
    |b_copy_22_address0             |   5|          3|    5|         15|
    |b_copy_23_address0             |   5|          3|    5|         15|
    |b_copy_24_address0             |   5|          3|    5|         15|
    |b_copy_25_address0             |   5|          3|    5|         15|
    |b_copy_26_address0             |   5|          3|    5|         15|
    |b_copy_27_address0             |   5|          3|    5|         15|
    |b_copy_28_address0             |   5|          3|    5|         15|
    |b_copy_29_address0             |   5|          3|    5|         15|
    |b_copy_2_address0              |   5|          3|    5|         15|
    |b_copy_30_address0             |   5|          3|    5|         15|
    |b_copy_31_address0             |   5|          3|    5|         15|
    |b_copy_3_address0              |   5|          3|    5|         15|
    |b_copy_4_address0              |   5|          3|    5|         15|
    |b_copy_5_address0              |   5|          3|    5|         15|
    |b_copy_6_address0              |   5|          3|    5|         15|
    |b_copy_7_address0              |   5|          3|    5|         15|
    |b_copy_8_address0              |   5|          3|    5|         15|
    |b_copy_9_address0              |   5|          3|    5|         15|
    |c_WEN_A                        |   4|          2|    4|          8|
    |i_phi_fu_1551_p4               |   6|          2|    6|         12|
    |i_reg_1547                     |   6|          2|    6|         12|
    |indvar_flatten_phi_fu_1540_p4  |  11|          2|   11|         22|
    |indvar_flatten_reg_1536        |  11|          2|   11|         22|
    |j_phi_fu_1562_p4               |   6|          2|    6|         12|
    |j_reg_1558                     |   6|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 727|        195|  468|       2897|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_116                           |  32|   0|   32|          0|
    |a_row_10_2_fu_156                          |  32|   0|   32|          0|
    |a_row_11_2_fu_160                          |  32|   0|   32|          0|
    |a_row_12_2_fu_164                          |  32|   0|   32|          0|
    |a_row_13_1_reg_3746                        |  32|   0|   32|          0|
    |a_row_13_2_fu_168                          |  32|   0|   32|          0|
    |a_row_14_1_reg_3741                        |  32|   0|   32|          0|
    |a_row_14_2_fu_172                          |  32|   0|   32|          0|
    |a_row_15_1_reg_3736                        |  32|   0|   32|          0|
    |a_row_15_2_fu_176                          |  32|   0|   32|          0|
    |a_row_16_2_fu_180                          |  32|   0|   32|          0|
    |a_row_17_2_fu_184                          |  32|   0|   32|          0|
    |a_row_18_2_fu_188                          |  32|   0|   32|          0|
    |a_row_19_2_fu_192                          |  32|   0|   32|          0|
    |a_row_1_2_fu_120                           |  32|   0|   32|          0|
    |a_row_20_2_fu_196                          |  32|   0|   32|          0|
    |a_row_21_1_reg_3726                        |  32|   0|   32|          0|
    |a_row_21_2_fu_200                          |  32|   0|   32|          0|
    |a_row_22_1_reg_3721                        |  32|   0|   32|          0|
    |a_row_22_2_fu_204                          |  32|   0|   32|          0|
    |a_row_23_1_reg_3716                        |  32|   0|   32|          0|
    |a_row_23_2_fu_208                          |  32|   0|   32|          0|
    |a_row_24_2_fu_212                          |  32|   0|   32|          0|
    |a_row_25_2_fu_216                          |  32|   0|   32|          0|
    |a_row_26_2_fu_220                          |  32|   0|   32|          0|
    |a_row_27_2_fu_224                          |  32|   0|   32|          0|
    |a_row_28_2_fu_228                          |  32|   0|   32|          0|
    |a_row_29_1_reg_3706                        |  32|   0|   32|          0|
    |a_row_29_2_fu_232                          |  32|   0|   32|          0|
    |a_row_2_2_fu_124                           |  32|   0|   32|          0|
    |a_row_30_1_reg_3701                        |  32|   0|   32|          0|
    |a_row_30_2_fu_236                          |  32|   0|   32|          0|
    |a_row_31_1_reg_3696                        |  32|   0|   32|          0|
    |a_row_31_2_fu_240                          |  32|   0|   32|          0|
    |a_row_3_2_fu_128                           |  32|   0|   32|          0|
    |a_row_4_2_fu_132                           |  32|   0|   32|          0|
    |a_row_5_1_reg_3766                         |  32|   0|   32|          0|
    |a_row_5_2_fu_136                           |  32|   0|   32|          0|
    |a_row_6_1_reg_3761                         |  32|   0|   32|          0|
    |a_row_6_2_fu_140                           |  32|   0|   32|          0|
    |a_row_7_1_reg_3756                         |  32|   0|   32|          0|
    |a_row_7_2_fu_144                           |  32|   0|   32|          0|
    |a_row_8_2_fu_148                           |  32|   0|   32|          0|
    |a_row_9_2_fu_152                           |  32|   0|   32|          0|
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_29_reg_3776  |  12|   0|   12|          0|
    |b_copy_0_load_reg_3251                     |  32|   0|   32|          0|
    |b_copy_10_load_reg_3461                    |  32|   0|   32|          0|
    |b_copy_11_load_reg_3561                    |  32|   0|   32|          0|
    |b_copy_12_load_reg_3661                    |  32|   0|   32|          0|
    |b_copy_13_load_reg_3791                    |  32|   0|   32|          0|
    |b_copy_14_load_reg_3841                    |  32|   0|   32|          0|
    |b_copy_15_load_reg_3896                    |  32|   0|   32|          0|
    |b_copy_16_load_reg_3271                    |  32|   0|   32|          0|
    |b_copy_17_load_reg_3371                    |  32|   0|   32|          0|
    |b_copy_18_load_reg_3471                    |  32|   0|   32|          0|
    |b_copy_19_load_reg_3571                    |  32|   0|   32|          0|
    |b_copy_1_load_reg_3351                     |  32|   0|   32|          0|
    |b_copy_20_load_reg_3671                    |  32|   0|   32|          0|
    |b_copy_21_load_reg_3801                    |  32|   0|   32|          0|
    |b_copy_22_load_reg_3856                    |  32|   0|   32|          0|
    |b_copy_23_load_reg_3906                    |  32|   0|   32|          0|
    |b_copy_24_load_reg_3281                    |  32|   0|   32|          0|
    |b_copy_25_load_reg_3381                    |  32|   0|   32|          0|
    |b_copy_26_load_reg_3481                    |  32|   0|   32|          0|
    |b_copy_27_load_reg_3581                    |  32|   0|   32|          0|
    |b_copy_28_load_reg_3681                    |  32|   0|   32|          0|
    |b_copy_29_load_reg_3811                    |  32|   0|   32|          0|
    |b_copy_2_load_reg_3451                     |  32|   0|   32|          0|
    |b_copy_30_load_reg_3871                    |  32|   0|   32|          0|
    |b_copy_31_load_reg_3916                    |  32|   0|   32|          0|
    |b_copy_3_load_reg_3551                     |  32|   0|   32|          0|
    |b_copy_4_load_reg_3651                     |  32|   0|   32|          0|
    |b_copy_5_load_reg_3781                     |  32|   0|   32|          0|
    |b_copy_6_load_reg_3826                     |  32|   0|   32|          0|
    |b_copy_7_load_reg_3886                     |  32|   0|   32|          0|
    |b_copy_8_load_reg_3261                     |  32|   0|   32|          0|
    |b_copy_9_load_reg_3361                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_2918                  |   1|   0|    1|          0|
    |i_reg_1547                                 |   6|   0|    6|          0|
    |indvar_flatten_next_reg_2922               |  11|   0|   11|          0|
    |indvar_flatten_reg_1536                    |  11|   0|   11|          0|
    |j_1_reg_3691                               |   6|   0|    6|          0|
    |j_mid2_reg_2927                            |   6|   0|    6|          0|
    |j_reg_1558                                 |   6|   0|    6|          0|
    |reg_1569                                   |  32|   0|   32|          0|
    |reg_1573                                   |  32|   0|   32|          0|
    |reg_1577                                   |  32|   0|   32|          0|
    |reg_1581                                   |  32|   0|   32|          0|
    |reg_1585                                   |  32|   0|   32|          0|
    |reg_1589                                   |  32|   0|   32|          0|
    |reg_1593                                   |  32|   0|   32|          0|
    |reg_1597                                   |  32|   0|   32|          0|
    |reg_1601                                   |  32|   0|   32|          0|
    |reg_1605                                   |  32|   0|   32|          0|
    |reg_1609                                   |  32|   0|   32|          0|
    |reg_1613                                   |  32|   0|   32|          0|
    |tmp10_reg_4006                             |  32|   0|   32|          0|
    |tmp11_reg_3946                             |  32|   0|   32|          0|
    |tmp14_reg_4066                             |  32|   0|   32|          0|
    |tmp17_reg_4106                             |  32|   0|   32|          0|
    |tmp18_reg_4011                             |  32|   0|   32|          0|
    |tmp19_reg_3951                             |  32|   0|   32|          0|
    |tmp1_reg_4101                              |  32|   0|   32|          0|
    |tmp22_reg_4071                             |  32|   0|   32|          0|
    |tmp24_reg_4111                             |  32|   0|   32|          0|
    |tmp25_reg_4016                             |  32|   0|   32|          0|
    |tmp26_reg_3956                             |  32|   0|   32|          0|
    |tmp29_reg_4076                             |  32|   0|   32|          0|
    |tmp3_reg_4001                              |  32|   0|   32|          0|
    |tmp4_reg_3941                              |  32|   0|   32|          0|
    |tmp7_reg_4061                              |  32|   0|   32|          0|
    |tmp_1_mid2_v_reg_2945                      |   6|   0|    6|          0|
    |tmp_1_reg_2951                             |   6|   0|    9|          3|
    |tmp_29_reg_3776                            |  12|   0|   12|          0|
    |tmp_2_10_reg_3966                          |  32|   0|   32|          0|
    |tmp_2_11_reg_3986                          |  32|   0|   32|          0|
    |tmp_2_12_reg_4026                          |  32|   0|   32|          0|
    |tmp_2_13_reg_4046                          |  32|   0|   32|          0|
    |tmp_2_14_reg_4086                          |  32|   0|   32|          0|
    |tmp_2_15_reg_3851                          |  32|   0|   32|          0|
    |tmp_2_16_reg_3901                          |  32|   0|   32|          0|
    |tmp_2_17_reg_3931                          |  32|   0|   32|          0|
    |tmp_2_18_reg_3971                          |  32|   0|   32|          0|
    |tmp_2_19_reg_3991                          |  32|   0|   32|          0|
    |tmp_2_1_reg_3881                           |  32|   0|   32|          0|
    |tmp_2_20_reg_4031                          |  32|   0|   32|          0|
    |tmp_2_21_reg_4051                          |  32|   0|   32|          0|
    |tmp_2_22_reg_4091                          |  32|   0|   32|          0|
    |tmp_2_23_reg_3866                          |  32|   0|   32|          0|
    |tmp_2_24_reg_3911                          |  32|   0|   32|          0|
    |tmp_2_25_reg_3936                          |  32|   0|   32|          0|
    |tmp_2_26_reg_3976                          |  32|   0|   32|          0|
    |tmp_2_27_reg_3996                          |  32|   0|   32|          0|
    |tmp_2_28_reg_4036                          |  32|   0|   32|          0|
    |tmp_2_29_reg_4056                          |  32|   0|   32|          0|
    |tmp_2_2_reg_3921                           |  32|   0|   32|          0|
    |tmp_2_30_reg_4096                          |  32|   0|   32|          0|
    |tmp_2_3_reg_3961                           |  32|   0|   32|          0|
    |tmp_2_4_reg_3981                           |  32|   0|   32|          0|
    |tmp_2_5_reg_4021                           |  32|   0|   32|          0|
    |tmp_2_6_reg_4041                           |  32|   0|   32|          0|
    |tmp_2_7_reg_4081                           |  32|   0|   32|          0|
    |tmp_2_8_reg_3836                           |  32|   0|   32|          0|
    |tmp_2_9_reg_3891                           |  32|   0|   32|          0|
    |tmp_2_s_reg_3926                           |  32|   0|   32|          0|
    |tmp_3_reg_3190                             |   1|   0|    1|          0|
    |tmp_6_cast2_reg_3226                       |   6|   0|    8|          2|
    |tmp_6_reg_2982                             |   6|   0|   64|         58|
    |tmp_9_reg_3118                             |   6|   0|   64|         58|
    |tmp_mid2_reg_2941                          |   1|   0|    1|          0|
    |tmp_s_reg_3821                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_2918                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |4436|   1| 4558|        121|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

