#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 21 11:34:25 2021
# Process ID: 11977
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware
# Command line: vivado -mode batch -source mult.tcl
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/vivado.log
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/vivado.jou
#-----------------------------------------------------------
source mult.tcl
# source "mult_route.tcl"
## create_project -force -name mult -part xc7z020-clg400-1
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:]
## add_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
## set_property library work [get_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:]
## add_files {mult.v}
## set_property library work [get_files {mult.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:]
## read_xdc mult.xdc
## synth_design -top mult -part xc7z020-clg400-1
Command: synth_design -top mult -part xc7z020-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12022 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1988.746 ; gain = 201.715 ; free physical = 177 ; free virtual = 4341
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:451]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:452]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1847]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1867]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1887]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1899]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1624]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1648]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1671]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1726]
INFO: [Synth 8-6157] synthesizing module 'signed_mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter bias_filt bound to: 16'b1111110010110101 
	Parameter q bound to: 63'b000000000000000000000000000000001111000000101011010111100110000 
ERROR: [Synth 8-439] module 'quantization' not found [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:65]
	Parameter q bound to: 63'b000000000000000000000000000000001111000000101011010111100110000 
ERROR: [Synth 8-6156] failed synthesizing module 'signed_mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.465 ; gain = 268.434 ; free physical = 221 ; free virtual = 4377
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

    while executing
"source "mult_route.tcl""
    (file "mult.tcl" line 1)
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 11:34:46 2021...
