import{_ as e,c as i,o as a,ae as t}from"./chunks/framework.BQcVUm0h.js";const f=JSON.parse('{"title":"riscv相关资料","description":"","frontmatter":{"title":"riscv相关资料","editLink":true,"layout":"doc"},"headers":[],"relativePath":"computer/cpu/instruction-set/riscv-information.md","filePath":"computer/cpu/instruction-set/riscv-information.md"}'),l={name:"computer/cpu/instruction-set/riscv-information.md"};function o(s,r,n,c,h,u){return a(),i("div",null,r[0]||(r[0]=[t('<h3 id="书籍" tabindex="-1">书籍 <a class="header-anchor" href="#书籍" aria-label="Permalink to &quot;书籍&quot;">​</a></h3><ol><li>CPU设计实战</li><li>计算机组成与设计：硬件软件接口RISC-V版</li><li>深入理解计算机系统</li><li>VERILOG HDL 高等数字设计</li></ol><h3 id="riscv处理器文档" tabindex="-1">riscv处理器文档 <a class="header-anchor" href="#riscv处理器文档" aria-label="Permalink to &quot;riscv处理器文档&quot;">​</a></h3><ol><li><a href="https://oscpu.gitbook.io/nutshell/jie-shao/introduction" target="_blank" rel="noreferrer">果壳处理器文档</a></li><li><a href="https://suda-morris.github.io/blog/cs/riscv.html" target="_blank" rel="noreferrer">suda-morris的riscv博客</a></li></ol><h3 id="github上的处理器项目" tabindex="-1">github上的处理器项目 <a class="header-anchor" href="#github上的处理器项目" aria-label="Permalink to &quot;github上的处理器项目&quot;">​</a></h3><ol><li><a href="https://github.com/peilin-chen/Zhulong-RISCV-CPU/tree/main" target="_blank" rel="noreferrer">烛龙处理器[verilog]</a></li><li><a href="https://github.com/liangkangnan/tinyriscv" target="_blank" rel="noreferrer">tiny-riscv[verilog]</a></li><li><a href="https://github.com/renyangang/riscv-mcu?tab=readme-ov-file" target="_blank" rel="noreferrer">riscv-mcu[verilog]</a></li></ol><h3 id="公司开源的riscv处理器" tabindex="-1">公司开源的riscv处理器 <a class="header-anchor" href="#公司开源的riscv处理器" aria-label="Permalink to &quot;公司开源的riscv处理器&quot;">​</a></h3><h3 id="其他杂项-待整理" tabindex="-1">其他杂项，待整理 <a class="header-anchor" href="#其他杂项-待整理" aria-label="Permalink to &quot;其他杂项，待整理&quot;">​</a></h3><ol><li><a href="https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#srai" target="_blank" rel="noreferrer">一个简洁的riscv指令集文档</a>——不保证完全准确</li><li><a href="https://luplab.gitlab.io/rvcodecjs/#q=Rem&amp;abi=false&amp;isa=AUTO" target="_blank" rel="noreferrer">riscv在线译码器</a></li><li><a href="https://github.com/secure-v/vsh" target="_blank" rel="noreferrer">vcd文件的命令行显示工具</a></li><li><a href="https://hehao98.github.io/posts/2019/03/riscv-simulator/" target="_blank" rel="noreferrer">一个riscv五级流水线项目</a></li></ol>',9)]))}const b=e(l,[["render",o]]);export{f as __pageData,b as default};
