// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/14/2018 02:58:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \4sw_1  (
	Inw_L,
	Outw_L,
	Outw_L1,
	Outw_L26,
	Outw_L13,
	Inr_L16,
	reset,
	clk,
	dataInL15,
	Inr_L31,
	dataInL30,
	Inr_L5,
	dataInL4,
	Inr_L,
	dataInL,
	Outr_L,
	Inw_L7,
	Outr_L10,
	Inw_L18,
	Outr_L23,
	Inw_L34,
	Outr_L40,
	dataOutL,
	dataOutL22,
	dataOutL39,
	dataOutL9);
output 	Inw_L;
input 	Outw_L;
input 	Outw_L1;
input 	Outw_L26;
input 	Outw_L13;
input 	Inr_L16;
input 	reset;
input 	clk;
input 	[36:0] dataInL15;
input 	Inr_L31;
input 	[36:0] dataInL30;
input 	Inr_L5;
input 	[36:0] dataInL4;
input 	Inr_L;
input 	[36:0] dataInL;
output 	Outr_L;
output 	Inw_L7;
output 	Outr_L10;
output 	Inw_L18;
output 	Outr_L23;
output 	Inw_L34;
output 	Outr_L40;
output 	[36:0] dataOutL;
output 	[36:0] dataOutL22;
output 	[36:0] dataOutL39;
output 	[36:0] dataOutL9;

// Design Ports Information
// Inw_L	// Outr_L	// Inw_L7	// Outr_L10	// Inw_L18	// Outr_L23	// Inw_L34	// Outr_L40	// dataOutL[36]	// dataOutL[35]	// dataOutL[34]	// dataOutL[33]	// dataOutL[32]	// dataOutL[31]	// dataOutL[30]	// dataOutL[29]	// dataOutL[28]	// dataOutL[27]	// dataOutL[26]	// dataOutL[25]	// dataOutL[24]	// dataOutL[23]	// dataOutL[22]	// dataOutL[21]	// dataOutL[20]	// dataOutL[19]	// dataOutL[18]	// dataOutL[17]	// dataOutL[16]	// dataOutL[15]	// dataOutL[14]	// dataOutL[13]	// dataOutL[12]	// dataOutL[11]	// dataOutL[10]	// dataOutL[9]	// dataOutL[8]	// dataOutL[7]	// dataOutL[6]	// dataOutL[5]	// dataOutL[4]	// dataOutL[3]	// dataOutL[2]	// dataOutL[1]	// dataOutL[0]	// dataOutL22[36]	// dataOutL22[35]	// dataOutL22[34]	// dataOutL22[33]	// dataOutL22[32]	// dataOutL22[31]	// dataOutL22[30]	// dataOutL22[29]	// dataOutL22[28]	// dataOutL22[27]	// dataOutL22[26]	// dataOutL22[25]	// dataOutL22[24]	// dataOutL22[23]	// dataOutL22[22]	// dataOutL22[21]	// dataOutL22[20]	// dataOutL22[19]	// dataOutL22[18]	// dataOutL22[17]	// dataOutL22[16]	// dataOutL22[15]	// dataOutL22[14]	// dataOutL22[13]	// dataOutL22[12]	// dataOutL22[11]	// dataOutL22[10]	// dataOutL22[9]	// dataOutL22[8]	// dataOutL22[7]	// dataOutL22[6]	// dataOutL22[5]	// dataOutL22[4]	// dataOutL22[3]	// dataOutL22[2]	// dataOutL22[1]	// dataOutL22[0]	// dataOutL39[36]	// dataOutL39[35]	// dataOutL39[34]	// dataOutL39[33]	// dataOutL39[32]	// dataOutL39[31]	// dataOutL39[30]	// dataOutL39[29]	// dataOutL39[28]	// dataOutL39[27]	// dataOutL39[26]	// dataOutL39[25]	// dataOutL39[24]	// dataOutL39[23]	// dataOutL39[22]	// dataOutL39[21]	// dataOutL39[20]	// dataOutL39[19]	// dataOutL39[18]	// dataOutL39[17]	// dataOutL39[16]	// dataOutL39[15]	// dataOutL39[14]	// dataOutL39[13]	// dataOutL39[12]	// dataOutL39[11]	// dataOutL39[10]	// dataOutL39[9]	// dataOutL39[8]	// dataOutL39[7]	// dataOutL39[6]	// dataOutL39[5]	// dataOutL39[4]	// dataOutL39[3]	// dataOutL39[2]	// dataOutL39[1]	// dataOutL39[0]	// dataOutL9[36]	// dataOutL9[35]	// dataOutL9[34]	// dataOutL9[33]	// dataOutL9[32]	// dataOutL9[31]	// dataOutL9[30]	// dataOutL9[29]	// dataOutL9[28]	// dataOutL9[27]	// dataOutL9[26]	// dataOutL9[25]	// dataOutL9[24]	// dataOutL9[23]	// dataOutL9[22]	// dataOutL9[21]	// dataOutL9[20]	// dataOutL9[19]	// dataOutL9[18]	// dataOutL9[17]	// dataOutL9[16]	// dataOutL9[15]	// dataOutL9[14]	// dataOutL9[13]	// dataOutL9[12]	// dataOutL9[11]	// dataOutL9[10]	// dataOutL9[9]	// dataOutL9[8]	// dataOutL9[7]	// dataOutL9[6]	// dataOutL9[5]	// dataOutL9[4]	// dataOutL9[3]	// dataOutL9[2]	// dataOutL9[1]	// dataOutL9[0]	// Inr_L	// clk	// reset	// Outw_L	// Inr_L5	// Outw_L1	// Inr_L16	// Outw_L13	// Inr_L31	// Outw_L26	// dataInL[4]	// dataInL4[4]	// dataInL15[4]	// dataInL30[4]	// dataInL[2]	// dataInL[3]	// dataInL[0]	// dataInL[1]	// dataInL4[2]	// dataInL4[3]	// dataInL4[0]	// dataInL4[1]	// dataInL15[2]	// dataInL15[3]	// dataInL15[0]	// dataInL15[1]	// dataInL30[2]	// dataInL30[3]	// dataInL30[0]	// dataInL30[1]	// dataInL[36]	// dataInL[35]	// dataInL[34]	// dataInL[33]	// dataInL[32]	// dataInL[31]	// dataInL[30]	// dataInL[29]	// dataInL[28]	// dataInL[27]	// dataInL[26]	// dataInL[25]	// dataInL[24]	// dataInL[23]	// dataInL[22]	// dataInL[21]	// dataInL[20]	// dataInL[19]	// dataInL[18]	// dataInL[17]	// dataInL[16]	// dataInL[15]	// dataInL[14]	// dataInL[13]	// dataInL[12]	// dataInL[11]	// dataInL[10]	// dataInL[9]	// dataInL[8]	// dataInL[7]	// dataInL[6]	// dataInL[5]	// dataInL15[36]	// dataInL15[35]	// dataInL15[34]	// dataInL15[33]	// dataInL15[32]	// dataInL15[31]	// dataInL15[30]	// dataInL15[29]	// dataInL15[28]	// dataInL15[27]	// dataInL15[26]	// dataInL15[25]	// dataInL15[24]	// dataInL15[23]	// dataInL15[22]	// dataInL15[21]	// dataInL15[20]	// dataInL15[19]	// dataInL15[18]	// dataInL15[17]	// dataInL15[16]	// dataInL15[15]	// dataInL15[14]	// dataInL15[13]	// dataInL15[12]	// dataInL15[11]	// dataInL15[10]	// dataInL15[9]	// dataInL15[8]	// dataInL15[7]	// dataInL15[6]	// dataInL15[5]	// dataInL30[36]	// dataInL30[35]	// dataInL30[34]	// dataInL30[33]	// dataInL30[32]	// dataInL30[31]	// dataInL30[30]	// dataInL30[29]	// dataInL30[28]	// dataInL30[27]	// dataInL30[26]	// dataInL30[25]	// dataInL30[24]	// dataInL30[23]	// dataInL30[22]	// dataInL30[21]	// dataInL30[20]	// dataInL30[19]	// dataInL30[18]	// dataInL30[17]	// dataInL30[16]	// dataInL30[15]	// dataInL30[14]	// dataInL30[13]	// dataInL30[12]	// dataInL30[11]	// dataInL30[10]	// dataInL30[9]	// dataInL30[8]	// dataInL30[7]	// dataInL30[6]	// dataInL30[5]	// dataInL4[36]	// dataInL4[35]	// dataInL4[34]	// dataInL4[33]	// dataInL4[32]	// dataInL4[31]	// dataInL4[30]	// dataInL4[29]	// dataInL4[28]	// dataInL4[27]	// dataInL4[26]	// dataInL4[25]	// dataInL4[24]	// dataInL4[23]	// dataInL4[22]	// dataInL4[21]	// dataInL4[20]	// dataInL4[19]	// dataInL4[18]	// dataInL4[17]	// dataInL4[16]	// dataInL4[15]	// dataInL4[14]	// dataInL4[13]	// dataInL4[12]	// dataInL4[11]	// dataInL4[10]	// dataInL4[9]	// dataInL4[8]	// dataInL4[7]	// dataInL4[6]	// dataInL4[5]	

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \Inr_L~input_o ;
wire \reset~input_o ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \sw1|Output|Selector1~0_combout ;
wire \sw1|Output|step.00~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \sw0|Output|Selector1~0_combout ;
wire \sw0|Output|step.00~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \sw2|Output|Selector1~0_combout ;
wire \sw2|Output|step.00~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ;
wire \dataInL[0]~input_o ;
wire \sw2|Input|port~2_combout ;
wire \sw2|Input|port~1_combout ;
wire \Inr_L16~input_o ;
wire \sw0|Input|DataFiFo[21]~6_combout ;
wire \dataInL[1]~input_o ;
wire \sw0|Input|Mux1~1_combout ;
wire \sw0|Input|Mux1~2_combout ;
wire \sw0|Input|step~0_combout ;
wire \sw0|Input|step~q ;
wire \sw0|Input|DataFiFo[4]~0_combout ;
wire \sw0|Input|DataFiFo[2]~2_combout ;
wire \sw0|Input|DataFiFo[2]~3_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \sw0|Output|dataOutE[4]~0_combout ;
wire \Outw_L~input_o ;
wire \sw0|Output|Selector5~0_combout ;
wire \sw0|Output|Selector8~0_combout ;
wire \sw2|Input|Inw~2_combout ;
wire \sw2|Input|Mux1~0_combout ;
wire \sw2|Input|Mux1~1_combout ;
wire \sw2|Input|Mux1~2_combout ;
wire \sw2|Input|Inw~1_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \sw3|Output|Selector1~0_combout ;
wire \sw3|Output|step.00~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ;
wire \sw3|Input|DataFiFo[4]~0_combout ;
wire \sw3|Input|port~2_combout ;
wire \sw3|Input|port~1_combout ;
wire \sw3|Input|port~0_combout ;
wire \Inr_L31~input_o ;
wire \sw3|Input|Mux1~0_combout ;
wire \sw3|Input|Mux1~1_combout ;
wire \dataInL15[1]~input_o ;
wire \sw2|Input|Mux37~0_combout ;
wire \sw2|Input|DataFiFo[2]~2_combout ;
wire \sw2|Input|DataFiFo[2]~3_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \sw2|Output|dataOutE[4]~0_combout ;
wire \Outw_L13~input_o ;
wire \sw2|Output|Selector7~0_combout ;
wire \sw2|Output|Outr[1]~0_combout ;
wire \sw2|Output|Selector8~0_combout ;
wire \sw3|Input|DataFiFo[0]~6_combout ;
wire \sw3|Input|DataFiFo[0]~7_combout ;
wire \dataInL30[0]~input_o ;
wire \sw1|Input|Mux0~0_combout ;
wire \sw1|Input|DataFiFo[25]~5_combout ;
wire \dataInL4[1]~input_o ;
wire \sw1|Input|Mux37~0_combout ;
wire \Inr_L5~input_o ;
wire \sw1|Input|Mux1~0_combout ;
wire \sw1|Input|DataFiFo[2]~6_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \sw1|Output|dataOutS[4]~0_combout ;
wire \sw2|Output|dataOutE[4]~1_combout ;
wire \sw3|Input|Mux38~0_combout ;
wire \sw3|Input|DataFiFo[2]~4_combout ;
wire \sw3|Input|DataFiFo[2]~5_combout ;
wire \sw3|Input|DataFiFo[0]~_wirecell_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \sw3|Input|Mux37~0_combout ;
wire \dataInL30[1]~input_o ;
wire \sw3|Output|Selector8~0_combout ;
wire \Outw_L26~input_o ;
wire \sw3|Output|Selector6~0_combout ;
wire \sw3|Output|Selector7~0_combout ;
wire \sw3|Output|Outr[1]~0_combout ;
wire \sw2|Input|Inw~3_combout ;
wire \sw1|Input|Inw~3_combout ;
wire \sw1|Input|Mux1~1_combout ;
wire \sw1|Input|Inw~1_combout ;
wire \sw3|Output|Equal0~0_combout ;
wire \sw3|Output|Selector5~1_combout ;
wire \sw0|Input|Inw~3_combout ;
wire \sw0|Input|Inw~1_combout ;
wire \sw2|Output|Equal0~0_combout ;
wire \sw2|Output|Selector5~1_combout ;
wire \sw3|Input|Mux1~2_combout ;
wire \sw3|Input|DataFiFo[4]~1_combout ;
wire \dataInL30[4]~input_o ;
wire \sw3|Input|DataFiFo[4]~2_combout ;
wire \sw3|Input|DataFiFo[4]~3_combout ;
wire \sw3|Input|Mux36~0_combout ;
wire \dataInL30[2]~input_o ;
wire \sw3|Output|Selector4~0_combout ;
wire \sw3|Output|Equal0~1_combout ;
wire \sw3|Output|Selector2~0_combout ;
wire \sw3|Output|step.01~q ;
wire \sw3|Output|Selector3~0_combout ;
wire \sw3|Output|step.10~q ;
wire \sw3|Output|Selector0~0_combout ;
wire \sw3|Output|rdreq~q ;
wire \sw3|Input|wrreq~0_combout ;
wire \sw3|Input|wrreq~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sw3|Input|always0~0_combout ;
wire \dataInL30[3]~input_o ;
wire \sw3|Input|Mux35~0_combout ;
wire \sw3|Input|DataFiFo[3]~_wirecell_combout ;
wire \sw3|Output|Selector5~0_combout ;
wire \sw1|Input|port~1_combout ;
wire \sw1|Input|Inw~2_combout ;
wire \sw0|Output|Equal0~0_combout ;
wire \sw0|Output|Selector5~1_combout ;
wire \sw1|Input|Mux0~1_combout ;
wire \sw1|Input|step~0_combout ;
wire \sw1|Input|step~q ;
wire \sw1|Input|DataFiFo[4]~0_combout ;
wire \sw1|Input|port~2_combout ;
wire \sw1|Input|port~0_combout ;
wire \sw1|Input|DataFiFo[4]~1_combout ;
wire \dataInL4[4]~input_o ;
wire \sw3|Output|dataOutN[4]~0_combout ;
wire \sw0|Output|dataOutE[4]~1_combout ;
wire \sw1|Input|DataFiFo[4]~2_combout ;
wire \sw1|Input|DataFiFo[4]~3_combout ;
wire \sw1|Input|DataFiFo[25]~4_combout ;
wire \dataInL4[3]~input_o ;
wire \sw1|Input|Mux35~0_combout ;
wire \sw1|Input|DataFiFo[3]~_wirecell_combout ;
wire \sw1|Output|Selector7~0_combout ;
wire \Outw_L1~input_o ;
wire \sw1|Output|Selector5~1_combout ;
wire \sw1|Output|Selector5~0_combout ;
wire \sw1|Output|Selector6~0_combout ;
wire \sw0|Input|Inw~2_combout ;
wire \sw3|Input|Inw~2_combout ;
wire \sw3|Input|Inw~1_combout ;
wire \sw1|Output|Equal0~0_combout ;
wire \sw1|Output|Outr[1]~0_combout ;
wire \sw3|Input|Mux0~0_combout ;
wire \sw3|Input|step~0_combout ;
wire \sw3|Input|step~q ;
wire \sw3|Input|Inw~3_combout ;
wire \sw2|Input|always0~0_combout ;
wire \dataInL15[0]~input_o ;
wire \sw0|Output|dataOutS[4]~0_combout ;
wire \sw2|Input|Mux38~0_combout ;
wire \sw2|Input|DataFiFo[0]~_wirecell_combout ;
wire \sw2|Output|dataOutN[4]~0_combout ;
wire \sw0|Input|Mux38~0_combout ;
wire \sw0|Input|DataFiFo[0]~_wirecell_combout ;
wire \sw0|Output|Selector7~0_combout ;
wire \sw0|Output|Outr[1]~0_combout ;
wire \sw2|Input|Mux0~0_combout ;
wire \sw2|Input|step~0_combout ;
wire \sw2|Input|step~q ;
wire \sw2|Input|DataFiFo[4]~0_combout ;
wire \sw2|Input|DataFiFo[4]~1_combout ;
wire \dataInL15[4]~input_o ;
wire \sw3|Output|dataOutW[4]~0_combout ;
wire \sw2|Input|DataFiFo[4]~4_combout ;
wire \sw2|Input|DataFiFo[4]~5_combout ;
wire \sw2|Input|port~0_combout ;
wire \dataInL15[2]~input_o ;
wire \sw2|Input|Mux36~0_combout ;
wire \sw2|Output|Selector4~0_combout ;
wire \sw2|Output|Equal0~1_combout ;
wire \sw2|Output|Selector2~0_combout ;
wire \sw2|Output|step.01~q ;
wire \sw2|Output|Selector3~0_combout ;
wire \sw2|Output|step.10~q ;
wire \sw2|Output|Selector0~0_combout ;
wire \sw2|Output|rdreq~q ;
wire \sw2|Input|wrreq~0_combout ;
wire \sw2|Input|wrreq~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \dataInL15[3]~input_o ;
wire \sw2|Input|Mux35~0_combout ;
wire \sw2|Input|DataFiFo[3]~_wirecell_combout ;
wire \sw2|Output|Selector5~0_combout ;
wire \sw0|Input|always0~0_combout ;
wire \sw1|Output|dataOutW[4]~0_combout ;
wire \dataInL[3]~input_o ;
wire \sw0|Input|Mux35~0_combout ;
wire \sw0|Input|DataFiFo[3]~_wirecell_combout ;
wire \sw0|Output|Selector4~0_combout ;
wire \sw0|Output|Equal0~1_combout ;
wire \sw0|Output|Selector2~0_combout ;
wire \sw0|Output|step.01~q ;
wire \sw0|Output|Selector3~0_combout ;
wire \sw0|Output|step.10~q ;
wire \sw0|Output|Selector0~0_combout ;
wire \sw0|Output|rdreq~q ;
wire \sw0|Input|wrreq~0_combout ;
wire \sw0|Input|wrreq~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \sw0|Input|Mux36~0_combout ;
wire \dataInL[2]~input_o ;
wire \dataInL4[2]~input_o ;
wire \sw1|Input|Mux36~0_combout ;
wire \sw1|Output|Selector4~0_combout ;
wire \sw1|Output|Equal0~1_combout ;
wire \sw1|Output|Selector2~0_combout ;
wire \sw1|Output|step.01~q ;
wire \sw1|Output|Selector3~0_combout ;
wire \sw1|Output|step.10~q ;
wire \sw1|Output|Selector0~0_combout ;
wire \sw1|Output|rdreq~q ;
wire \sw1|Input|wrreq~0_combout ;
wire \sw1|Input|wrreq~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \dataInL4[0]~input_o ;
wire \sw1|Input|Mux38~0_combout ;
wire \sw1|Input|DataFiFo[0]~_wirecell_combout ;
wire \sw1|Output|Selector8~0_combout ;
wire \sw0|Input|Mux0~0_combout ;
wire \sw0|Input|port~2_combout ;
wire \sw0|Input|port~1_combout ;
wire \sw0|Input|Mux1~0_combout ;
wire \sw0|Input|DataFiFo[4]~1_combout ;
wire \dataInL[4]~input_o ;
wire \sw0|Input|DataFiFo[4]~4_combout ;
wire \sw0|Input|DataFiFo[4]~5_combout ;
wire \sw0|Input|port~0_combout ;
wire \sw0|Input|Inw~0_combout ;
wire \sw1|Input|Inw~0_combout ;
wire \sw2|Input|Inw~0_combout ;
wire \sw3|Input|Inw~0_combout ;
wire \dataInL4[36]~input_o ;
wire \sw2|Input|Mux36~1_combout ;
wire \sw2|Input|DataFiFo[33]~6_combout ;
wire \sw2|Input|DataFiFo[33]~7_combout ;
wire \dataInL15[36]~input_o ;
wire \sw2|Input|Mux2~0_combout ;
wire \sw3|Input|Mux2~0_combout ;
wire \dataInL30[36]~input_o ;
wire \sw1|Input|Mux2~0_combout ;
wire \sw0|Input|Mux2~0_combout ;
wire \dataInL[36]~input_o ;
wire \sw0|Output|dataOutL[36]~0_combout ;
wire \dataInL4[35]~input_o ;
wire \dataInL15[35]~input_o ;
wire \sw2|Input|Mux3~0_combout ;
wire \sw3|Input|Mux3~0_combout ;
wire \dataInL30[35]~input_o ;
wire \sw1|Input|Mux3~0_combout ;
wire \sw0|Input|Mux3~0_combout ;
wire \dataInL[35]~input_o ;
wire \dataInL4[34]~input_o ;
wire \dataInL15[34]~input_o ;
wire \sw2|Input|Mux4~0_combout ;
wire \sw3|Input|Mux4~0_combout ;
wire \dataInL30[34]~input_o ;
wire \sw1|Input|Mux4~0_combout ;
wire \sw0|Input|Mux4~0_combout ;
wire \dataInL[34]~input_o ;
wire \dataInL4[33]~input_o ;
wire \dataInL15[33]~input_o ;
wire \sw2|Input|Mux5~0_combout ;
wire \sw3|Input|Mux5~0_combout ;
wire \dataInL30[33]~input_o ;
wire \sw1|Input|Mux5~0_combout ;
wire \sw0|Input|Mux5~0_combout ;
wire \dataInL[33]~input_o ;
wire \dataInL4[32]~input_o ;
wire \dataInL15[32]~input_o ;
wire \sw2|Input|Mux6~0_combout ;
wire \sw3|Input|Mux6~0_combout ;
wire \dataInL30[32]~input_o ;
wire \sw1|Input|Mux6~0_combout ;
wire \sw0|Input|Mux6~0_combout ;
wire \dataInL[32]~input_o ;
wire \dataInL4[31]~input_o ;
wire \dataInL15[31]~input_o ;
wire \sw2|Input|Mux7~0_combout ;
wire \sw3|Input|Mux7~0_combout ;
wire \dataInL30[31]~input_o ;
wire \sw1|Input|Mux7~0_combout ;
wire \sw0|Input|Mux7~0_combout ;
wire \dataInL[31]~input_o ;
wire \dataInL4[30]~input_o ;
wire \dataInL15[30]~input_o ;
wire \sw2|Input|Mux8~0_combout ;
wire \sw3|Input|Mux8~0_combout ;
wire \dataInL30[30]~input_o ;
wire \sw1|Input|Mux8~0_combout ;
wire \sw0|Input|Mux8~0_combout ;
wire \dataInL[30]~input_o ;
wire \dataInL4[29]~input_o ;
wire \dataInL15[29]~input_o ;
wire \sw2|Input|Mux9~0_combout ;
wire \sw3|Input|Mux9~0_combout ;
wire \dataInL30[29]~input_o ;
wire \sw1|Input|Mux9~0_combout ;
wire \sw0|Input|Mux9~0_combout ;
wire \dataInL[29]~input_o ;
wire \dataInL4[28]~input_o ;
wire \dataInL15[28]~input_o ;
wire \sw2|Input|Mux10~0_combout ;
wire \sw3|Input|Mux10~0_combout ;
wire \dataInL30[28]~input_o ;
wire \sw1|Input|Mux10~0_combout ;
wire \sw0|Input|Mux10~0_combout ;
wire \dataInL[28]~input_o ;
wire \dataInL4[27]~input_o ;
wire \dataInL15[27]~input_o ;
wire \sw2|Input|Mux11~0_combout ;
wire \sw3|Input|Mux11~0_combout ;
wire \dataInL30[27]~input_o ;
wire \sw1|Input|Mux11~0_combout ;
wire \sw0|Input|Mux11~0_combout ;
wire \dataInL[27]~input_o ;
wire \dataInL4[26]~input_o ;
wire \dataInL15[26]~input_o ;
wire \sw2|Input|Mux12~0_combout ;
wire \sw3|Input|Mux12~0_combout ;
wire \dataInL30[26]~input_o ;
wire \sw1|Input|Mux12~0_combout ;
wire \sw0|Input|Mux12~0_combout ;
wire \dataInL[26]~input_o ;
wire \dataInL4[25]~input_o ;
wire \dataInL15[25]~input_o ;
wire \sw2|Input|Mux13~0_combout ;
wire \sw3|Input|Mux13~0_combout ;
wire \dataInL30[25]~input_o ;
wire \sw1|Input|Mux13~0_combout ;
wire \sw0|Input|Mux13~0_combout ;
wire \dataInL[25]~input_o ;
wire \dataInL4[24]~input_o ;
wire \dataInL15[24]~input_o ;
wire \sw2|Input|Mux14~0_combout ;
wire \sw3|Input|Mux14~0_combout ;
wire \dataInL30[24]~input_o ;
wire \sw1|Input|Mux14~0_combout ;
wire \sw0|Input|Mux14~0_combout ;
wire \dataInL[24]~input_o ;
wire \dataInL4[23]~input_o ;
wire \dataInL15[23]~input_o ;
wire \sw2|Input|Mux15~0_combout ;
wire \sw3|Input|Mux15~0_combout ;
wire \dataInL30[23]~input_o ;
wire \sw1|Input|Mux15~0_combout ;
wire \sw0|Input|Mux15~0_combout ;
wire \dataInL[23]~input_o ;
wire \dataInL4[22]~input_o ;
wire \dataInL15[22]~input_o ;
wire \sw2|Input|Mux16~0_combout ;
wire \sw3|Input|Mux16~0_combout ;
wire \dataInL30[22]~input_o ;
wire \sw1|Input|Mux16~0_combout ;
wire \sw0|Input|Mux16~0_combout ;
wire \dataInL[22]~input_o ;
wire \dataInL4[21]~input_o ;
wire \dataInL15[21]~input_o ;
wire \sw2|Input|Mux17~0_combout ;
wire \sw3|Input|Mux17~0_combout ;
wire \dataInL30[21]~input_o ;
wire \sw1|Input|Mux17~0_combout ;
wire \sw0|Input|Mux17~0_combout ;
wire \dataInL[21]~input_o ;
wire \dataInL4[20]~input_o ;
wire \dataInL15[20]~input_o ;
wire \sw2|Input|Mux18~0_combout ;
wire \sw3|Input|Mux18~0_combout ;
wire \dataInL30[20]~input_o ;
wire \sw1|Input|Mux18~0_combout ;
wire \sw0|Input|Mux18~0_combout ;
wire \dataInL[20]~input_o ;
wire \dataInL4[19]~input_o ;
wire \dataInL15[19]~input_o ;
wire \sw2|Input|Mux19~0_combout ;
wire \sw3|Input|Mux19~0_combout ;
wire \dataInL30[19]~input_o ;
wire \sw1|Input|Mux19~0_combout ;
wire \sw0|Input|Mux19~0_combout ;
wire \dataInL[19]~input_o ;
wire \dataInL4[18]~input_o ;
wire \dataInL15[18]~input_o ;
wire \sw2|Input|Mux20~0_combout ;
wire \sw3|Input|Mux20~0_combout ;
wire \dataInL30[18]~input_o ;
wire \sw1|Input|Mux20~0_combout ;
wire \sw0|Input|Mux20~0_combout ;
wire \dataInL[18]~input_o ;
wire \dataInL4[17]~input_o ;
wire \dataInL15[17]~input_o ;
wire \sw2|Input|Mux21~0_combout ;
wire \sw3|Input|Mux21~0_combout ;
wire \dataInL30[17]~input_o ;
wire \sw1|Input|Mux21~0_combout ;
wire \sw0|Input|Mux21~0_combout ;
wire \dataInL[17]~input_o ;
wire \dataInL4[16]~input_o ;
wire \dataInL15[16]~input_o ;
wire \sw2|Input|Mux22~0_combout ;
wire \sw3|Input|Mux22~0_combout ;
wire \dataInL30[16]~input_o ;
wire \sw1|Input|Mux22~0_combout ;
wire \sw0|Input|Mux22~0_combout ;
wire \dataInL[16]~input_o ;
wire \dataInL4[15]~input_o ;
wire \dataInL15[15]~input_o ;
wire \sw2|Input|Mux23~0_combout ;
wire \sw3|Input|Mux23~0_combout ;
wire \dataInL30[15]~input_o ;
wire \sw1|Input|Mux23~0_combout ;
wire \sw0|Input|Mux23~0_combout ;
wire \dataInL[15]~input_o ;
wire \dataInL4[14]~input_o ;
wire \dataInL15[14]~input_o ;
wire \sw2|Input|Mux24~0_combout ;
wire \sw3|Input|Mux24~0_combout ;
wire \dataInL30[14]~input_o ;
wire \sw1|Input|Mux24~0_combout ;
wire \sw0|Input|Mux24~0_combout ;
wire \dataInL[14]~input_o ;
wire \dataInL4[13]~input_o ;
wire \dataInL15[13]~input_o ;
wire \sw2|Input|Mux25~0_combout ;
wire \sw3|Input|Mux25~0_combout ;
wire \dataInL30[13]~input_o ;
wire \sw1|Input|Mux25~0_combout ;
wire \sw0|Input|Mux25~0_combout ;
wire \dataInL[13]~input_o ;
wire \dataInL4[12]~input_o ;
wire \dataInL15[12]~input_o ;
wire \sw2|Input|Mux26~0_combout ;
wire \sw3|Input|Mux26~0_combout ;
wire \dataInL30[12]~input_o ;
wire \sw1|Input|Mux26~0_combout ;
wire \sw0|Input|Mux26~0_combout ;
wire \dataInL[12]~input_o ;
wire \dataInL4[11]~input_o ;
wire \dataInL15[11]~input_o ;
wire \sw2|Input|Mux27~0_combout ;
wire \sw3|Input|Mux27~0_combout ;
wire \dataInL30[11]~input_o ;
wire \sw1|Input|Mux27~0_combout ;
wire \sw0|Input|Mux27~0_combout ;
wire \dataInL[11]~input_o ;
wire \dataInL4[10]~input_o ;
wire \dataInL15[10]~input_o ;
wire \sw2|Input|Mux28~0_combout ;
wire \sw3|Input|Mux28~0_combout ;
wire \dataInL30[10]~input_o ;
wire \sw1|Input|Mux28~0_combout ;
wire \sw0|Input|Mux28~0_combout ;
wire \dataInL[10]~input_o ;
wire \dataInL4[9]~input_o ;
wire \dataInL15[9]~input_o ;
wire \sw2|Input|Mux29~0_combout ;
wire \sw3|Input|Mux29~0_combout ;
wire \dataInL30[9]~input_o ;
wire \sw1|Input|Mux29~0_combout ;
wire \sw0|Input|Mux29~0_combout ;
wire \dataInL[9]~input_o ;
wire \dataInL4[8]~input_o ;
wire \dataInL15[8]~input_o ;
wire \sw2|Input|Mux30~0_combout ;
wire \sw3|Input|Mux30~0_combout ;
wire \dataInL30[8]~input_o ;
wire \sw1|Input|Mux30~0_combout ;
wire \sw0|Input|Mux30~0_combout ;
wire \dataInL[8]~input_o ;
wire \dataInL4[7]~input_o ;
wire \dataInL15[7]~input_o ;
wire \sw2|Input|Mux31~0_combout ;
wire \sw3|Input|Mux31~0_combout ;
wire \dataInL30[7]~input_o ;
wire \sw1|Input|Mux31~0_combout ;
wire \sw0|Input|Mux31~0_combout ;
wire \dataInL[7]~input_o ;
wire \dataInL4[6]~input_o ;
wire \dataInL15[6]~input_o ;
wire \sw2|Input|Mux32~0_combout ;
wire \sw3|Input|Mux32~0_combout ;
wire \dataInL30[6]~input_o ;
wire \sw1|Input|Mux32~0_combout ;
wire \sw0|Input|Mux32~0_combout ;
wire \dataInL[6]~input_o ;
wire \dataInL4[5]~input_o ;
wire \dataInL15[5]~input_o ;
wire \sw2|Input|Mux33~0_combout ;
wire \sw3|Input|Mux33~0_combout ;
wire \dataInL30[5]~input_o ;
wire \sw1|Input|Mux33~0_combout ;
wire \sw0|Input|Mux33~0_combout ;
wire \dataInL[5]~input_o ;
wire \sw2|Output|dataOutL[36]~0_combout ;
wire \sw3|Output|dataOutL[36]~0_combout ;
wire \sw1|Output|dataOutL[36]~0_combout ;
wire [4:0] \sw0|Output|Outr ;
wire [36:0] \sw3|Output|dataOutW ;
wire [3:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [36:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [36:0] \sw3|Output|dataOutN ;
wire [2:0] \sw3|Input|port ;
wire [4:0] \sw1|Input|Inw ;
wire [2:0] \sw1|Input|port ;
wire [4:0] \sw1|Output|Outr ;
wire [36:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [36:0] \sw2|Output|dataOutL ;
wire [36:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [36:0] \sw3|Output|dataOutL ;
wire [36:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [36:0] \sw0|Output|dataOutL ;
wire [36:0] \sw0|Input|DataFiFo ;
wire [36:0] \sw3|Input|DataFiFo ;
wire [36:0] \sw0|Output|dataOutS ;
wire [4:0] \sw0|Input|Inw ;
wire [3:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [4:0] \sw2|Input|Inw ;
wire [2:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [4:0] \sw2|Output|Outr ;
wire [3:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [3:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [36:0] \sw2|Input|DataFiFo ;
wire [4:0] \sw3|Input|Inw ;
wire [4:0] \sw3|Output|Outr ;
wire [36:0] \sw1|Input|DataFiFo ;
wire [36:0] \sw1|Output|dataOutL ;
wire [2:0] \sw0|Input|port ;
wire [36:0] \sw2|Output|dataOutN ;
wire [2:0] \sw2|Input|port ;
wire [36:0] \sw1|Output|dataOutW ;
wire [3:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [1:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya ;
wire [3:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [1:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya ;
wire [2:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [2:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya ;
wire [36:0] \sw0|Output|dataOutE ;
wire [3:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [3:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [1:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya ;
wire [3:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [36:0] \sw2|Output|dataOutE ;
wire [36:0] \sw1|Output|dataOutS ;
wire [3:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [3:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;

wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \Inw_L~output (
	.i(\sw0|Input|Inw [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Inw_L),
	.obar());
// synopsys translate_off
defparam \Inw_L~output .bus_hold = "false";
defparam \Inw_L~output .open_drain_output = "false";
defparam \Inw_L~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Outr_L~output (
	.i(\sw0|Output|Outr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Outr_L),
	.obar());
// synopsys translate_off
defparam \Outr_L~output .bus_hold = "false";
defparam \Outr_L~output .open_drain_output = "false";
defparam \Outr_L~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Inw_L7~output (
	.i(\sw1|Input|Inw [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Inw_L7),
	.obar());
// synopsys translate_off
defparam \Inw_L7~output .bus_hold = "false";
defparam \Inw_L7~output .open_drain_output = "false";
defparam \Inw_L7~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Outr_L10~output (
	.i(\sw1|Output|Outr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Outr_L10),
	.obar());
// synopsys translate_off
defparam \Outr_L10~output .bus_hold = "false";
defparam \Outr_L10~output .open_drain_output = "false";
defparam \Outr_L10~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Inw_L18~output (
	.i(\sw2|Input|Inw [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Inw_L18),
	.obar());
// synopsys translate_off
defparam \Inw_L18~output .bus_hold = "false";
defparam \Inw_L18~output .open_drain_output = "false";
defparam \Inw_L18~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Outr_L23~output (
	.i(\sw2|Output|Outr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Outr_L23),
	.obar());
// synopsys translate_off
defparam \Outr_L23~output .bus_hold = "false";
defparam \Outr_L23~output .open_drain_output = "false";
defparam \Outr_L23~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Inw_L34~output (
	.i(\sw3|Input|Inw [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Inw_L34),
	.obar());
// synopsys translate_off
defparam \Inw_L34~output .bus_hold = "false";
defparam \Inw_L34~output .open_drain_output = "false";
defparam \Inw_L34~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Outr_L40~output (
	.i(\sw3|Output|Outr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Outr_L40),
	.obar());
// synopsys translate_off
defparam \Outr_L40~output .bus_hold = "false";
defparam \Outr_L40~output .open_drain_output = "false";
defparam \Outr_L40~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[36]~output (
	.i(\sw0|Output|dataOutL [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[36]),
	.obar());
// synopsys translate_off
defparam \dataOutL[36]~output .bus_hold = "false";
defparam \dataOutL[36]~output .open_drain_output = "false";
defparam \dataOutL[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[35]~output (
	.i(\sw0|Output|dataOutL [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[35]),
	.obar());
// synopsys translate_off
defparam \dataOutL[35]~output .bus_hold = "false";
defparam \dataOutL[35]~output .open_drain_output = "false";
defparam \dataOutL[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[34]~output (
	.i(\sw0|Output|dataOutL [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[34]),
	.obar());
// synopsys translate_off
defparam \dataOutL[34]~output .bus_hold = "false";
defparam \dataOutL[34]~output .open_drain_output = "false";
defparam \dataOutL[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[33]~output (
	.i(\sw0|Output|dataOutL [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[33]),
	.obar());
// synopsys translate_off
defparam \dataOutL[33]~output .bus_hold = "false";
defparam \dataOutL[33]~output .open_drain_output = "false";
defparam \dataOutL[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[32]~output (
	.i(\sw0|Output|dataOutL [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[32]),
	.obar());
// synopsys translate_off
defparam \dataOutL[32]~output .bus_hold = "false";
defparam \dataOutL[32]~output .open_drain_output = "false";
defparam \dataOutL[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[31]~output (
	.i(\sw0|Output|dataOutL [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[31]),
	.obar());
// synopsys translate_off
defparam \dataOutL[31]~output .bus_hold = "false";
defparam \dataOutL[31]~output .open_drain_output = "false";
defparam \dataOutL[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[30]~output (
	.i(\sw0|Output|dataOutL [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[30]),
	.obar());
// synopsys translate_off
defparam \dataOutL[30]~output .bus_hold = "false";
defparam \dataOutL[30]~output .open_drain_output = "false";
defparam \dataOutL[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[29]~output (
	.i(\sw0|Output|dataOutL [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[29]),
	.obar());
// synopsys translate_off
defparam \dataOutL[29]~output .bus_hold = "false";
defparam \dataOutL[29]~output .open_drain_output = "false";
defparam \dataOutL[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[28]~output (
	.i(\sw0|Output|dataOutL [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[28]),
	.obar());
// synopsys translate_off
defparam \dataOutL[28]~output .bus_hold = "false";
defparam \dataOutL[28]~output .open_drain_output = "false";
defparam \dataOutL[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[27]~output (
	.i(\sw0|Output|dataOutL [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[27]),
	.obar());
// synopsys translate_off
defparam \dataOutL[27]~output .bus_hold = "false";
defparam \dataOutL[27]~output .open_drain_output = "false";
defparam \dataOutL[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[26]~output (
	.i(\sw0|Output|dataOutL [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[26]),
	.obar());
// synopsys translate_off
defparam \dataOutL[26]~output .bus_hold = "false";
defparam \dataOutL[26]~output .open_drain_output = "false";
defparam \dataOutL[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[25]~output (
	.i(\sw0|Output|dataOutL [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[25]),
	.obar());
// synopsys translate_off
defparam \dataOutL[25]~output .bus_hold = "false";
defparam \dataOutL[25]~output .open_drain_output = "false";
defparam \dataOutL[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[24]~output (
	.i(\sw0|Output|dataOutL [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[24]),
	.obar());
// synopsys translate_off
defparam \dataOutL[24]~output .bus_hold = "false";
defparam \dataOutL[24]~output .open_drain_output = "false";
defparam \dataOutL[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[23]~output (
	.i(\sw0|Output|dataOutL [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[23]),
	.obar());
// synopsys translate_off
defparam \dataOutL[23]~output .bus_hold = "false";
defparam \dataOutL[23]~output .open_drain_output = "false";
defparam \dataOutL[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[22]~output (
	.i(\sw0|Output|dataOutL [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[22]),
	.obar());
// synopsys translate_off
defparam \dataOutL[22]~output .bus_hold = "false";
defparam \dataOutL[22]~output .open_drain_output = "false";
defparam \dataOutL[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[21]~output (
	.i(\sw0|Output|dataOutL [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[21]),
	.obar());
// synopsys translate_off
defparam \dataOutL[21]~output .bus_hold = "false";
defparam \dataOutL[21]~output .open_drain_output = "false";
defparam \dataOutL[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[20]~output (
	.i(\sw0|Output|dataOutL [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[20]),
	.obar());
// synopsys translate_off
defparam \dataOutL[20]~output .bus_hold = "false";
defparam \dataOutL[20]~output .open_drain_output = "false";
defparam \dataOutL[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[19]~output (
	.i(\sw0|Output|dataOutL [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[19]),
	.obar());
// synopsys translate_off
defparam \dataOutL[19]~output .bus_hold = "false";
defparam \dataOutL[19]~output .open_drain_output = "false";
defparam \dataOutL[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[18]~output (
	.i(\sw0|Output|dataOutL [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[18]),
	.obar());
// synopsys translate_off
defparam \dataOutL[18]~output .bus_hold = "false";
defparam \dataOutL[18]~output .open_drain_output = "false";
defparam \dataOutL[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[17]~output (
	.i(\sw0|Output|dataOutL [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[17]),
	.obar());
// synopsys translate_off
defparam \dataOutL[17]~output .bus_hold = "false";
defparam \dataOutL[17]~output .open_drain_output = "false";
defparam \dataOutL[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[16]~output (
	.i(\sw0|Output|dataOutL [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[16]),
	.obar());
// synopsys translate_off
defparam \dataOutL[16]~output .bus_hold = "false";
defparam \dataOutL[16]~output .open_drain_output = "false";
defparam \dataOutL[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[15]~output (
	.i(\sw0|Output|dataOutL [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[15]),
	.obar());
// synopsys translate_off
defparam \dataOutL[15]~output .bus_hold = "false";
defparam \dataOutL[15]~output .open_drain_output = "false";
defparam \dataOutL[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[14]~output (
	.i(\sw0|Output|dataOutL [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[14]),
	.obar());
// synopsys translate_off
defparam \dataOutL[14]~output .bus_hold = "false";
defparam \dataOutL[14]~output .open_drain_output = "false";
defparam \dataOutL[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[13]~output (
	.i(\sw0|Output|dataOutL [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[13]),
	.obar());
// synopsys translate_off
defparam \dataOutL[13]~output .bus_hold = "false";
defparam \dataOutL[13]~output .open_drain_output = "false";
defparam \dataOutL[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[12]~output (
	.i(\sw0|Output|dataOutL [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[12]),
	.obar());
// synopsys translate_off
defparam \dataOutL[12]~output .bus_hold = "false";
defparam \dataOutL[12]~output .open_drain_output = "false";
defparam \dataOutL[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[11]~output (
	.i(\sw0|Output|dataOutL [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[11]),
	.obar());
// synopsys translate_off
defparam \dataOutL[11]~output .bus_hold = "false";
defparam \dataOutL[11]~output .open_drain_output = "false";
defparam \dataOutL[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[10]~output (
	.i(\sw0|Output|dataOutL [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[10]),
	.obar());
// synopsys translate_off
defparam \dataOutL[10]~output .bus_hold = "false";
defparam \dataOutL[10]~output .open_drain_output = "false";
defparam \dataOutL[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[9]~output (
	.i(\sw0|Output|dataOutL [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[9]),
	.obar());
// synopsys translate_off
defparam \dataOutL[9]~output .bus_hold = "false";
defparam \dataOutL[9]~output .open_drain_output = "false";
defparam \dataOutL[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[8]~output (
	.i(\sw0|Output|dataOutL [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[8]),
	.obar());
// synopsys translate_off
defparam \dataOutL[8]~output .bus_hold = "false";
defparam \dataOutL[8]~output .open_drain_output = "false";
defparam \dataOutL[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[7]~output (
	.i(\sw0|Output|dataOutL [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[7]),
	.obar());
// synopsys translate_off
defparam \dataOutL[7]~output .bus_hold = "false";
defparam \dataOutL[7]~output .open_drain_output = "false";
defparam \dataOutL[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[6]~output (
	.i(\sw0|Output|dataOutL [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[6]),
	.obar());
// synopsys translate_off
defparam \dataOutL[6]~output .bus_hold = "false";
defparam \dataOutL[6]~output .open_drain_output = "false";
defparam \dataOutL[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[5]~output (
	.i(\sw0|Output|dataOutL [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[5]),
	.obar());
// synopsys translate_off
defparam \dataOutL[5]~output .bus_hold = "false";
defparam \dataOutL[5]~output .open_drain_output = "false";
defparam \dataOutL[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[4]~output (
	.i(\sw0|Output|dataOutL [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[4]),
	.obar());
// synopsys translate_off
defparam \dataOutL[4]~output .bus_hold = "false";
defparam \dataOutL[4]~output .open_drain_output = "false";
defparam \dataOutL[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[3]),
	.obar());
// synopsys translate_off
defparam \dataOutL[3]~output .bus_hold = "false";
defparam \dataOutL[3]~output .open_drain_output = "false";
defparam \dataOutL[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[2]),
	.obar());
// synopsys translate_off
defparam \dataOutL[2]~output .bus_hold = "false";
defparam \dataOutL[2]~output .open_drain_output = "false";
defparam \dataOutL[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[1]),
	.obar());
// synopsys translate_off
defparam \dataOutL[1]~output .bus_hold = "false";
defparam \dataOutL[1]~output .open_drain_output = "false";
defparam \dataOutL[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL[0]),
	.obar());
// synopsys translate_off
defparam \dataOutL[0]~output .bus_hold = "false";
defparam \dataOutL[0]~output .open_drain_output = "false";
defparam \dataOutL[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[36]~output (
	.i(\sw2|Output|dataOutL [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[36]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[36]~output .bus_hold = "false";
defparam \dataOutL22[36]~output .open_drain_output = "false";
defparam \dataOutL22[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[35]~output (
	.i(\sw2|Output|dataOutL [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[35]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[35]~output .bus_hold = "false";
defparam \dataOutL22[35]~output .open_drain_output = "false";
defparam \dataOutL22[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[34]~output (
	.i(\sw2|Output|dataOutL [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[34]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[34]~output .bus_hold = "false";
defparam \dataOutL22[34]~output .open_drain_output = "false";
defparam \dataOutL22[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[33]~output (
	.i(\sw2|Output|dataOutL [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[33]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[33]~output .bus_hold = "false";
defparam \dataOutL22[33]~output .open_drain_output = "false";
defparam \dataOutL22[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[32]~output (
	.i(\sw2|Output|dataOutL [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[32]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[32]~output .bus_hold = "false";
defparam \dataOutL22[32]~output .open_drain_output = "false";
defparam \dataOutL22[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[31]~output (
	.i(\sw2|Output|dataOutL [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[31]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[31]~output .bus_hold = "false";
defparam \dataOutL22[31]~output .open_drain_output = "false";
defparam \dataOutL22[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[30]~output (
	.i(\sw2|Output|dataOutL [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[30]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[30]~output .bus_hold = "false";
defparam \dataOutL22[30]~output .open_drain_output = "false";
defparam \dataOutL22[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[29]~output (
	.i(\sw2|Output|dataOutL [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[29]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[29]~output .bus_hold = "false";
defparam \dataOutL22[29]~output .open_drain_output = "false";
defparam \dataOutL22[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[28]~output (
	.i(\sw2|Output|dataOutL [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[28]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[28]~output .bus_hold = "false";
defparam \dataOutL22[28]~output .open_drain_output = "false";
defparam \dataOutL22[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[27]~output (
	.i(\sw2|Output|dataOutL [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[27]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[27]~output .bus_hold = "false";
defparam \dataOutL22[27]~output .open_drain_output = "false";
defparam \dataOutL22[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[26]~output (
	.i(\sw2|Output|dataOutL [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[26]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[26]~output .bus_hold = "false";
defparam \dataOutL22[26]~output .open_drain_output = "false";
defparam \dataOutL22[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[25]~output (
	.i(\sw2|Output|dataOutL [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[25]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[25]~output .bus_hold = "false";
defparam \dataOutL22[25]~output .open_drain_output = "false";
defparam \dataOutL22[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[24]~output (
	.i(\sw2|Output|dataOutL [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[24]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[24]~output .bus_hold = "false";
defparam \dataOutL22[24]~output .open_drain_output = "false";
defparam \dataOutL22[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[23]~output (
	.i(\sw2|Output|dataOutL [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[23]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[23]~output .bus_hold = "false";
defparam \dataOutL22[23]~output .open_drain_output = "false";
defparam \dataOutL22[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[22]~output (
	.i(\sw2|Output|dataOutL [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[22]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[22]~output .bus_hold = "false";
defparam \dataOutL22[22]~output .open_drain_output = "false";
defparam \dataOutL22[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[21]~output (
	.i(\sw2|Output|dataOutL [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[21]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[21]~output .bus_hold = "false";
defparam \dataOutL22[21]~output .open_drain_output = "false";
defparam \dataOutL22[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[20]~output (
	.i(\sw2|Output|dataOutL [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[20]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[20]~output .bus_hold = "false";
defparam \dataOutL22[20]~output .open_drain_output = "false";
defparam \dataOutL22[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[19]~output (
	.i(\sw2|Output|dataOutL [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[19]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[19]~output .bus_hold = "false";
defparam \dataOutL22[19]~output .open_drain_output = "false";
defparam \dataOutL22[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[18]~output (
	.i(\sw2|Output|dataOutL [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[18]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[18]~output .bus_hold = "false";
defparam \dataOutL22[18]~output .open_drain_output = "false";
defparam \dataOutL22[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[17]~output (
	.i(\sw2|Output|dataOutL [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[17]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[17]~output .bus_hold = "false";
defparam \dataOutL22[17]~output .open_drain_output = "false";
defparam \dataOutL22[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[16]~output (
	.i(\sw2|Output|dataOutL [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[16]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[16]~output .bus_hold = "false";
defparam \dataOutL22[16]~output .open_drain_output = "false";
defparam \dataOutL22[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[15]~output (
	.i(\sw2|Output|dataOutL [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[15]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[15]~output .bus_hold = "false";
defparam \dataOutL22[15]~output .open_drain_output = "false";
defparam \dataOutL22[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[14]~output (
	.i(\sw2|Output|dataOutL [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[14]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[14]~output .bus_hold = "false";
defparam \dataOutL22[14]~output .open_drain_output = "false";
defparam \dataOutL22[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[13]~output (
	.i(\sw2|Output|dataOutL [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[13]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[13]~output .bus_hold = "false";
defparam \dataOutL22[13]~output .open_drain_output = "false";
defparam \dataOutL22[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[12]~output (
	.i(\sw2|Output|dataOutL [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[12]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[12]~output .bus_hold = "false";
defparam \dataOutL22[12]~output .open_drain_output = "false";
defparam \dataOutL22[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[11]~output (
	.i(\sw2|Output|dataOutL [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[11]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[11]~output .bus_hold = "false";
defparam \dataOutL22[11]~output .open_drain_output = "false";
defparam \dataOutL22[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[10]~output (
	.i(\sw2|Output|dataOutL [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[10]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[10]~output .bus_hold = "false";
defparam \dataOutL22[10]~output .open_drain_output = "false";
defparam \dataOutL22[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[9]~output (
	.i(\sw2|Output|dataOutL [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[9]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[9]~output .bus_hold = "false";
defparam \dataOutL22[9]~output .open_drain_output = "false";
defparam \dataOutL22[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[8]~output (
	.i(\sw2|Output|dataOutL [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[8]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[8]~output .bus_hold = "false";
defparam \dataOutL22[8]~output .open_drain_output = "false";
defparam \dataOutL22[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[7]~output (
	.i(\sw2|Output|dataOutL [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[7]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[7]~output .bus_hold = "false";
defparam \dataOutL22[7]~output .open_drain_output = "false";
defparam \dataOutL22[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[6]~output (
	.i(\sw2|Output|dataOutL [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[6]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[6]~output .bus_hold = "false";
defparam \dataOutL22[6]~output .open_drain_output = "false";
defparam \dataOutL22[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[5]~output (
	.i(\sw2|Output|dataOutL [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[5]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[5]~output .bus_hold = "false";
defparam \dataOutL22[5]~output .open_drain_output = "false";
defparam \dataOutL22[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[4]~output (
	.i(\sw2|Output|dataOutL [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[4]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[4]~output .bus_hold = "false";
defparam \dataOutL22[4]~output .open_drain_output = "false";
defparam \dataOutL22[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[3]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[3]~output .bus_hold = "false";
defparam \dataOutL22[3]~output .open_drain_output = "false";
defparam \dataOutL22[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[2]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[2]~output .bus_hold = "false";
defparam \dataOutL22[2]~output .open_drain_output = "false";
defparam \dataOutL22[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[1]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[1]~output .bus_hold = "false";
defparam \dataOutL22[1]~output .open_drain_output = "false";
defparam \dataOutL22[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL22[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL22[0]),
	.obar());
// synopsys translate_off
defparam \dataOutL22[0]~output .bus_hold = "false";
defparam \dataOutL22[0]~output .open_drain_output = "false";
defparam \dataOutL22[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[36]~output (
	.i(\sw3|Output|dataOutL [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[36]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[36]~output .bus_hold = "false";
defparam \dataOutL39[36]~output .open_drain_output = "false";
defparam \dataOutL39[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[35]~output (
	.i(\sw3|Output|dataOutL [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[35]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[35]~output .bus_hold = "false";
defparam \dataOutL39[35]~output .open_drain_output = "false";
defparam \dataOutL39[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[34]~output (
	.i(\sw3|Output|dataOutL [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[34]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[34]~output .bus_hold = "false";
defparam \dataOutL39[34]~output .open_drain_output = "false";
defparam \dataOutL39[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[33]~output (
	.i(\sw3|Output|dataOutL [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[33]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[33]~output .bus_hold = "false";
defparam \dataOutL39[33]~output .open_drain_output = "false";
defparam \dataOutL39[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[32]~output (
	.i(\sw3|Output|dataOutL [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[32]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[32]~output .bus_hold = "false";
defparam \dataOutL39[32]~output .open_drain_output = "false";
defparam \dataOutL39[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[31]~output (
	.i(\sw3|Output|dataOutL [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[31]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[31]~output .bus_hold = "false";
defparam \dataOutL39[31]~output .open_drain_output = "false";
defparam \dataOutL39[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[30]~output (
	.i(\sw3|Output|dataOutL [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[30]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[30]~output .bus_hold = "false";
defparam \dataOutL39[30]~output .open_drain_output = "false";
defparam \dataOutL39[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[29]~output (
	.i(\sw3|Output|dataOutL [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[29]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[29]~output .bus_hold = "false";
defparam \dataOutL39[29]~output .open_drain_output = "false";
defparam \dataOutL39[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[28]~output (
	.i(\sw3|Output|dataOutL [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[28]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[28]~output .bus_hold = "false";
defparam \dataOutL39[28]~output .open_drain_output = "false";
defparam \dataOutL39[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[27]~output (
	.i(\sw3|Output|dataOutL [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[27]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[27]~output .bus_hold = "false";
defparam \dataOutL39[27]~output .open_drain_output = "false";
defparam \dataOutL39[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[26]~output (
	.i(\sw3|Output|dataOutL [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[26]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[26]~output .bus_hold = "false";
defparam \dataOutL39[26]~output .open_drain_output = "false";
defparam \dataOutL39[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[25]~output (
	.i(\sw3|Output|dataOutL [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[25]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[25]~output .bus_hold = "false";
defparam \dataOutL39[25]~output .open_drain_output = "false";
defparam \dataOutL39[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[24]~output (
	.i(\sw3|Output|dataOutL [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[24]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[24]~output .bus_hold = "false";
defparam \dataOutL39[24]~output .open_drain_output = "false";
defparam \dataOutL39[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[23]~output (
	.i(\sw3|Output|dataOutL [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[23]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[23]~output .bus_hold = "false";
defparam \dataOutL39[23]~output .open_drain_output = "false";
defparam \dataOutL39[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[22]~output (
	.i(\sw3|Output|dataOutL [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[22]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[22]~output .bus_hold = "false";
defparam \dataOutL39[22]~output .open_drain_output = "false";
defparam \dataOutL39[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[21]~output (
	.i(\sw3|Output|dataOutL [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[21]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[21]~output .bus_hold = "false";
defparam \dataOutL39[21]~output .open_drain_output = "false";
defparam \dataOutL39[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[20]~output (
	.i(\sw3|Output|dataOutL [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[20]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[20]~output .bus_hold = "false";
defparam \dataOutL39[20]~output .open_drain_output = "false";
defparam \dataOutL39[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[19]~output (
	.i(\sw3|Output|dataOutL [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[19]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[19]~output .bus_hold = "false";
defparam \dataOutL39[19]~output .open_drain_output = "false";
defparam \dataOutL39[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[18]~output (
	.i(\sw3|Output|dataOutL [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[18]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[18]~output .bus_hold = "false";
defparam \dataOutL39[18]~output .open_drain_output = "false";
defparam \dataOutL39[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[17]~output (
	.i(\sw3|Output|dataOutL [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[17]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[17]~output .bus_hold = "false";
defparam \dataOutL39[17]~output .open_drain_output = "false";
defparam \dataOutL39[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[16]~output (
	.i(\sw3|Output|dataOutL [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[16]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[16]~output .bus_hold = "false";
defparam \dataOutL39[16]~output .open_drain_output = "false";
defparam \dataOutL39[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[15]~output (
	.i(\sw3|Output|dataOutL [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[15]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[15]~output .bus_hold = "false";
defparam \dataOutL39[15]~output .open_drain_output = "false";
defparam \dataOutL39[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[14]~output (
	.i(\sw3|Output|dataOutL [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[14]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[14]~output .bus_hold = "false";
defparam \dataOutL39[14]~output .open_drain_output = "false";
defparam \dataOutL39[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[13]~output (
	.i(\sw3|Output|dataOutL [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[13]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[13]~output .bus_hold = "false";
defparam \dataOutL39[13]~output .open_drain_output = "false";
defparam \dataOutL39[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[12]~output (
	.i(\sw3|Output|dataOutL [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[12]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[12]~output .bus_hold = "false";
defparam \dataOutL39[12]~output .open_drain_output = "false";
defparam \dataOutL39[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[11]~output (
	.i(\sw3|Output|dataOutL [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[11]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[11]~output .bus_hold = "false";
defparam \dataOutL39[11]~output .open_drain_output = "false";
defparam \dataOutL39[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[10]~output (
	.i(\sw3|Output|dataOutL [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[10]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[10]~output .bus_hold = "false";
defparam \dataOutL39[10]~output .open_drain_output = "false";
defparam \dataOutL39[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[9]~output (
	.i(\sw3|Output|dataOutL [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[9]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[9]~output .bus_hold = "false";
defparam \dataOutL39[9]~output .open_drain_output = "false";
defparam \dataOutL39[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[8]~output (
	.i(\sw3|Output|dataOutL [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[8]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[8]~output .bus_hold = "false";
defparam \dataOutL39[8]~output .open_drain_output = "false";
defparam \dataOutL39[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[7]~output (
	.i(\sw3|Output|dataOutL [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[7]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[7]~output .bus_hold = "false";
defparam \dataOutL39[7]~output .open_drain_output = "false";
defparam \dataOutL39[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[6]~output (
	.i(\sw3|Output|dataOutL [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[6]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[6]~output .bus_hold = "false";
defparam \dataOutL39[6]~output .open_drain_output = "false";
defparam \dataOutL39[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[5]~output (
	.i(\sw3|Output|dataOutL [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[5]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[5]~output .bus_hold = "false";
defparam \dataOutL39[5]~output .open_drain_output = "false";
defparam \dataOutL39[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[4]~output (
	.i(\sw3|Output|dataOutL [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[4]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[4]~output .bus_hold = "false";
defparam \dataOutL39[4]~output .open_drain_output = "false";
defparam \dataOutL39[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[3]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[3]~output .bus_hold = "false";
defparam \dataOutL39[3]~output .open_drain_output = "false";
defparam \dataOutL39[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[2]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[2]~output .bus_hold = "false";
defparam \dataOutL39[2]~output .open_drain_output = "false";
defparam \dataOutL39[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[1]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[1]~output .bus_hold = "false";
defparam \dataOutL39[1]~output .open_drain_output = "false";
defparam \dataOutL39[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL39[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL39[0]),
	.obar());
// synopsys translate_off
defparam \dataOutL39[0]~output .bus_hold = "false";
defparam \dataOutL39[0]~output .open_drain_output = "false";
defparam \dataOutL39[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[36]~output (
	.i(\sw1|Output|dataOutL [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[36]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[36]~output .bus_hold = "false";
defparam \dataOutL9[36]~output .open_drain_output = "false";
defparam \dataOutL9[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[35]~output (
	.i(\sw1|Output|dataOutL [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[35]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[35]~output .bus_hold = "false";
defparam \dataOutL9[35]~output .open_drain_output = "false";
defparam \dataOutL9[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[34]~output (
	.i(\sw1|Output|dataOutL [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[34]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[34]~output .bus_hold = "false";
defparam \dataOutL9[34]~output .open_drain_output = "false";
defparam \dataOutL9[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[33]~output (
	.i(\sw1|Output|dataOutL [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[33]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[33]~output .bus_hold = "false";
defparam \dataOutL9[33]~output .open_drain_output = "false";
defparam \dataOutL9[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[32]~output (
	.i(\sw1|Output|dataOutL [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[32]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[32]~output .bus_hold = "false";
defparam \dataOutL9[32]~output .open_drain_output = "false";
defparam \dataOutL9[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[31]~output (
	.i(\sw1|Output|dataOutL [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[31]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[31]~output .bus_hold = "false";
defparam \dataOutL9[31]~output .open_drain_output = "false";
defparam \dataOutL9[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[30]~output (
	.i(\sw1|Output|dataOutL [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[30]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[30]~output .bus_hold = "false";
defparam \dataOutL9[30]~output .open_drain_output = "false";
defparam \dataOutL9[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[29]~output (
	.i(\sw1|Output|dataOutL [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[29]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[29]~output .bus_hold = "false";
defparam \dataOutL9[29]~output .open_drain_output = "false";
defparam \dataOutL9[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[28]~output (
	.i(\sw1|Output|dataOutL [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[28]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[28]~output .bus_hold = "false";
defparam \dataOutL9[28]~output .open_drain_output = "false";
defparam \dataOutL9[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[27]~output (
	.i(\sw1|Output|dataOutL [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[27]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[27]~output .bus_hold = "false";
defparam \dataOutL9[27]~output .open_drain_output = "false";
defparam \dataOutL9[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[26]~output (
	.i(\sw1|Output|dataOutL [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[26]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[26]~output .bus_hold = "false";
defparam \dataOutL9[26]~output .open_drain_output = "false";
defparam \dataOutL9[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[25]~output (
	.i(\sw1|Output|dataOutL [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[25]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[25]~output .bus_hold = "false";
defparam \dataOutL9[25]~output .open_drain_output = "false";
defparam \dataOutL9[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[24]~output (
	.i(\sw1|Output|dataOutL [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[24]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[24]~output .bus_hold = "false";
defparam \dataOutL9[24]~output .open_drain_output = "false";
defparam \dataOutL9[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[23]~output (
	.i(\sw1|Output|dataOutL [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[23]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[23]~output .bus_hold = "false";
defparam \dataOutL9[23]~output .open_drain_output = "false";
defparam \dataOutL9[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[22]~output (
	.i(\sw1|Output|dataOutL [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[22]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[22]~output .bus_hold = "false";
defparam \dataOutL9[22]~output .open_drain_output = "false";
defparam \dataOutL9[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[21]~output (
	.i(\sw1|Output|dataOutL [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[21]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[21]~output .bus_hold = "false";
defparam \dataOutL9[21]~output .open_drain_output = "false";
defparam \dataOutL9[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[20]~output (
	.i(\sw1|Output|dataOutL [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[20]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[20]~output .bus_hold = "false";
defparam \dataOutL9[20]~output .open_drain_output = "false";
defparam \dataOutL9[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[19]~output (
	.i(\sw1|Output|dataOutL [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[19]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[19]~output .bus_hold = "false";
defparam \dataOutL9[19]~output .open_drain_output = "false";
defparam \dataOutL9[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[18]~output (
	.i(\sw1|Output|dataOutL [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[18]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[18]~output .bus_hold = "false";
defparam \dataOutL9[18]~output .open_drain_output = "false";
defparam \dataOutL9[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[17]~output (
	.i(\sw1|Output|dataOutL [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[17]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[17]~output .bus_hold = "false";
defparam \dataOutL9[17]~output .open_drain_output = "false";
defparam \dataOutL9[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[16]~output (
	.i(\sw1|Output|dataOutL [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[16]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[16]~output .bus_hold = "false";
defparam \dataOutL9[16]~output .open_drain_output = "false";
defparam \dataOutL9[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[15]~output (
	.i(\sw1|Output|dataOutL [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[15]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[15]~output .bus_hold = "false";
defparam \dataOutL9[15]~output .open_drain_output = "false";
defparam \dataOutL9[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[14]~output (
	.i(\sw1|Output|dataOutL [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[14]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[14]~output .bus_hold = "false";
defparam \dataOutL9[14]~output .open_drain_output = "false";
defparam \dataOutL9[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[13]~output (
	.i(\sw1|Output|dataOutL [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[13]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[13]~output .bus_hold = "false";
defparam \dataOutL9[13]~output .open_drain_output = "false";
defparam \dataOutL9[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[12]~output (
	.i(\sw1|Output|dataOutL [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[12]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[12]~output .bus_hold = "false";
defparam \dataOutL9[12]~output .open_drain_output = "false";
defparam \dataOutL9[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[11]~output (
	.i(\sw1|Output|dataOutL [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[11]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[11]~output .bus_hold = "false";
defparam \dataOutL9[11]~output .open_drain_output = "false";
defparam \dataOutL9[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[10]~output (
	.i(\sw1|Output|dataOutL [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[10]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[10]~output .bus_hold = "false";
defparam \dataOutL9[10]~output .open_drain_output = "false";
defparam \dataOutL9[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[9]~output (
	.i(\sw1|Output|dataOutL [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[9]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[9]~output .bus_hold = "false";
defparam \dataOutL9[9]~output .open_drain_output = "false";
defparam \dataOutL9[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[8]~output (
	.i(\sw1|Output|dataOutL [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[8]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[8]~output .bus_hold = "false";
defparam \dataOutL9[8]~output .open_drain_output = "false";
defparam \dataOutL9[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[7]~output (
	.i(\sw1|Output|dataOutL [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[7]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[7]~output .bus_hold = "false";
defparam \dataOutL9[7]~output .open_drain_output = "false";
defparam \dataOutL9[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[6]~output (
	.i(\sw1|Output|dataOutL [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[6]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[6]~output .bus_hold = "false";
defparam \dataOutL9[6]~output .open_drain_output = "false";
defparam \dataOutL9[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[5]~output (
	.i(\sw1|Output|dataOutL [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[5]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[5]~output .bus_hold = "false";
defparam \dataOutL9[5]~output .open_drain_output = "false";
defparam \dataOutL9[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[4]~output (
	.i(\sw1|Output|dataOutL [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[4]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[4]~output .bus_hold = "false";
defparam \dataOutL9[4]~output .open_drain_output = "false";
defparam \dataOutL9[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[3]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[3]~output .bus_hold = "false";
defparam \dataOutL9[3]~output .open_drain_output = "false";
defparam \dataOutL9[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[2]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[2]~output .bus_hold = "false";
defparam \dataOutL9[2]~output .open_drain_output = "false";
defparam \dataOutL9[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[1]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[1]~output .bus_hold = "false";
defparam \dataOutL9[1]~output .open_drain_output = "false";
defparam \dataOutL9[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutL9[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutL9[0]),
	.obar());
// synopsys translate_off
defparam \dataOutL9[0]~output .bus_hold = "false";
defparam \dataOutL9[0]~output .open_drain_output = "false";
defparam \dataOutL9[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \Inr_L~input (
	.i(Inr_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Inr_L~input_o ));
// synopsys translate_off
defparam \Inr_L~input .bus_hold = "false";
defparam \Inr_L~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector1~0 (
// Equation(s):
// \sw1|Output|Selector1~0_combout  = (!\sw1|Output|step.10~q  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\sw1|Output|step.00~q )))

	.dataa(!\sw1|Output|step.10~q ),
	.datab(!\sw1|Output|step.00~q ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector1~0 .extended_lut = "off";
defparam \sw1|Output|Selector1~0 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \sw1|Output|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|step.00 (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|step.00 .is_wysiwyg = "true";
defparam \sw1|Output|step.00 .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (((\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw1|Output|rdreq~q )) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( ((\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw1|Output|rdreq~q )) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw1|Output|rdreq~q  & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw1|Output|rdreq~q  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw1|Output|rdreq~q ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.dataf(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .lut_mask = 64'h101110001F1F1FFF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector1~0 (
// Equation(s):
// \sw0|Output|Selector1~0_combout  = (!\sw0|Output|step.10~q  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\sw0|Output|step.00~q )))

	.dataa(!\sw0|Output|step.10~q ),
	.datab(!\sw0|Output|step.00~q ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector1~0 .extended_lut = "off";
defparam \sw0|Output|Selector1~0 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \sw0|Output|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|step.00 (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|step.00 .is_wysiwyg = "true";
defparam \sw0|Output|step.00 .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (((\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw0|Output|rdreq~q )) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( ((\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw0|Output|rdreq~q )) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw0|Output|rdreq~q  & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw0|Output|rdreq~q  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw0|Output|rdreq~q ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.dataf(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .lut_mask = 64'h101110001F1F1FFF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector1~0 (
// Equation(s):
// \sw2|Output|Selector1~0_combout  = (!\sw2|Output|step.10~q  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\sw2|Output|step.00~q )))

	.dataa(!\sw2|Output|step.10~q ),
	.datab(!\sw2|Output|step.00~q ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector1~0 .extended_lut = "off";
defparam \sw2|Output|Selector1~0 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \sw2|Output|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|step.00 (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|step.00 .is_wysiwyg = "true";
defparam \sw2|Output|step.00 .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  = ( \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (((\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw2|Output|rdreq~q )) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( ((\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw2|Output|rdreq~q )) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw2|Output|rdreq~q  & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw2|Output|rdreq~q  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw2|Output|rdreq~q ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.dataf(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .lut_mask = 64'h101110001F1F1FFF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[0]~input (
	.i(dataInL[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[0]~input_o ));
// synopsys translate_off
defparam \dataInL[0]~input .bus_hold = "false";
defparam \dataInL[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|port~2 (
// Equation(s):
// \sw2|Input|port~2_combout  = !\sw2|Input|port [1] $ (((!\sw2|Input|port [0]) # ((!\sw2|Input|DataFiFo [4] & !\sw2|Input|Mux0~0_combout ))))

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [0]),
	.datac(!\sw2|Input|port [1]),
	.datad(!\sw2|Input|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|port~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|port~2 .extended_lut = "off";
defparam \sw2|Input|port~2 .lut_mask = 64'h1E3C1E3C1E3C1E3C;
defparam \sw2|Input|port~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|port[1] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|port~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|port[1] .is_wysiwyg = "true";
defparam \sw2|Input|port[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|port~1 (
// Equation(s):
// \sw2|Input|port~1_combout  = ( \sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|port [0] & ((!\sw2|Input|port [2]) # (\sw2|Input|port [1]))) ) ) # ( !\sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|DataFiFo [4] & (((\sw2|Input|port [0])))) # (\sw2|Input|DataFiFo 
// [4] & (!\sw2|Input|port [0] & ((!\sw2|Input|port [2]) # (\sw2|Input|port [1])))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|port~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|port~1 .extended_lut = "off";
defparam \sw2|Input|port~1 .lut_mask = 64'h4A5AC0F04A5AC0F0;
defparam \sw2|Input|port~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|port[0] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|port~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|port[0] .is_wysiwyg = "true";
defparam \sw2|Input|port[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Inr_L16~input (
	.i(Inr_L16),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Inr_L16~input_o ));
// synopsys translate_off
defparam \Inr_L16~input .bus_hold = "false";
defparam \Inr_L16~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[21]~6 (
// Equation(s):
// \sw0|Input|DataFiFo[21]~6_combout  = ( \sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|port [2] & (\sw0|Input|port [1] & !\sw0|Input|port [0])) # (\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (\sw0|Input|port [0]))) ) ) # ( !\sw0|Input|Mux0~0_combout  & ( 
// (!\sw0|Input|DataFiFo [4] & (!\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) # (\sw0|Input|DataFiFo [4] & ((!\sw0|Input|port [2] & (\sw0|Input|port [1] & !\sw0|Input|port [0])) # (\sw0|Input|port [2] & (!\sw0|Input|port [1] $ 
// (\sw0|Input|port [0]))))) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw0|Input|port [0]),
	.datae(!\sw0|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[21]~6 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[21]~6 .lut_mask = 64'h94093C0394093C03;
defparam \sw0|Input|DataFiFo[21]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[1]~input (
	.i(dataInL[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[1]~input_o ));
// synopsys translate_off
defparam \dataInL[1]~input .bus_hold = "false";
defparam \dataInL[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux1~1 (
// Equation(s):
// \sw0|Input|Mux1~1_combout  = ( \sw0|Input|port [0] & ( \sw2|Output|Outr [3] & ( (!\sw0|Input|port [2] & (\sw1|Output|Outr [0] & (!\sw0|Input|DataFiFo [4] $ (!\sw0|Input|port [1])))) ) ) ) # ( !\sw0|Input|port [0] & ( \sw2|Output|Outr [3] & ( 
// (!\sw0|Input|port [2] & (\sw0|Input|port [1] & \sw1|Output|Outr [0])) ) ) ) # ( \sw0|Input|port [0] & ( !\sw2|Output|Outr [3] & ( (!\sw0|Input|port [2] & (\sw1|Output|Outr [0] & ((!\sw0|Input|DataFiFo [4]) # (!\sw0|Input|port [1])))) ) ) ) # ( 
// !\sw0|Input|port [0] & ( !\sw2|Output|Outr [3] & ( (!\sw0|Input|port [2] & (\sw0|Input|port [1] & \sw1|Output|Outr [0])) ) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw1|Output|Outr [0]),
	.datae(!\sw0|Input|port [0]),
	.dataf(!\sw2|Output|Outr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux1~1 .extended_lut = "off";
defparam \sw0|Input|Mux1~1 .lut_mask = 64'h000C00C8000C0048;
defparam \sw0|Input|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux1~2 (
// Equation(s):
// \sw0|Input|Mux1~2_combout  = ( \sw0|Input|port [0] & ( \sw0|Input|Mux0~0_combout  & ( (\sw0|Input|port [2] & \sw0|Input|port [1]) ) ) ) # ( !\sw0|Input|port [0] & ( \sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|port [2] & ((\sw2|Output|Outr [3]) # 
// (\sw0|Input|port [1]))) # (\sw0|Input|port [2] & (!\sw0|Input|port [1])) ) ) ) # ( \sw0|Input|port [0] & ( !\sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|DataFiFo [4] & (!\sw0|Input|port [2] & ((\sw2|Output|Outr [3]) # (\sw0|Input|port [1])))) # 
// (\sw0|Input|DataFiFo [4] & (\sw0|Input|port [2] & (\sw0|Input|port [1]))) ) ) ) # ( !\sw0|Input|port [0] & ( !\sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|DataFiFo [4] & (!\sw0|Input|port [2] & (!\sw0|Input|port [1]))) # (\sw0|Input|DataFiFo [4] & 
// ((!\sw0|Input|port [2] & ((\sw2|Output|Outr [3]) # (\sw0|Input|port [1]))) # (\sw0|Input|port [2] & (!\sw0|Input|port [1])))) ) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw2|Output|Outr [3]),
	.datae(!\sw0|Input|port [0]),
	.dataf(!\sw0|Input|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux1~2 .extended_lut = "off";
defparam \sw0|Input|Mux1~2 .lut_mask = 64'h94D409893CFC0303;
defparam \sw0|Input|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|step~0 (
// Equation(s):
// \sw0|Input|step~0_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|Mux0~0_combout  & \sw0|Input|step~q ) ) ) ) # ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|Mux0~0_combout ) # (!\sw0|Input|step~q ) ) ) ) # ( \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|Mux0~0_combout  & \sw0|Input|step~q ) ) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|step~q  & (((\sw0|Input|Mux1~1_combout ) # (\sw0|Input|Mux1~0_combout )))) # (\sw0|Input|step~q  & (!\sw0|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw0|Input|Mux0~0_combout ),
	.datab(!\sw0|Input|step~q ),
	.datac(!\sw0|Input|Mux1~0_combout ),
	.datad(!\sw0|Input|Mux1~1_combout ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw0|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|step~0 .extended_lut = "off";
defparam \sw0|Input|step~0 .lut_mask = 64'h2EEE2222EEEE2222;
defparam \sw0|Input|step~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|step (
	.clk(\clk~input_o ),
	.d(\sw0|Input|step~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|step .is_wysiwyg = "true";
defparam \sw0|Input|step .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[4]~0 (
// Equation(s):
// \sw0|Input|DataFiFo[4]~0_combout  = (!\sw0|Input|step~q  & !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(!\sw0|Input|step~q ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[4]~0 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[4]~0 .lut_mask = 64'h8888888888888888;
defparam \sw0|Input|DataFiFo[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[2]~2 (
// Equation(s):
// \sw0|Input|DataFiFo[2]~2_combout  = ( \Inr_L~input_o  & ( (\sw0|Input|port [2] & ((!\sw0|Input|port [1] & ((\sw0|Input|port [0]))) # (\sw0|Input|port [1] & ((!\sw0|Input|DataFiFo [4]) # (!\sw0|Input|port [0]))))) ) ) # ( !\Inr_L~input_o  & ( 
// (\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (!\sw0|Input|port [0]))) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw0|Input|port [0]),
	.datae(!\Inr_L~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[2]~2 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[2]~2 .lut_mask = 64'h0330033203300332;
defparam \sw0|Input|DataFiFo[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[2]~3 (
// Equation(s):
// \sw0|Input|DataFiFo[2]~3_combout  = ( !\sw0|Input|DataFiFo[2]~2_combout  & ( (\sw0|Input|DataFiFo[4]~0_combout  & (((\sw0|Input|Mux1~2_combout ) # (\sw0|Input|Mux1~1_combout )) # (\sw0|Input|Mux1~0_combout ))) ) )

	.dataa(!\sw0|Input|Mux1~0_combout ),
	.datab(!\sw0|Input|Mux1~1_combout ),
	.datac(!\sw0|Input|DataFiFo[4]~0_combout ),
	.datad(!\sw0|Input|Mux1~2_combout ),
	.datae(!\sw0|Input|DataFiFo[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[2]~3 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[2]~3 .lut_mask = 64'h070F0000070F0000;
defparam \sw0|Input|DataFiFo[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[1] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|DataFiFo[21]~6_combout ),
	.asdata(\dataInL[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[1] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & !\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h4444444444444444;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [1]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|dataOutE[4]~0 (
// Equation(s):
// \sw0|Output|dataOutE[4]~0_combout  = (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw0|Output|step.10~q )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(!\sw0|Output|step.10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|dataOutE[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|dataOutE[4]~0 .extended_lut = "off";
defparam \sw0|Output|dataOutE[4]~0 .lut_mask = 64'h1111111111111111;
defparam \sw0|Output|dataOutE[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Outw_L~input (
	.i(Outw_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Outw_L~input_o ));
// synopsys translate_off
defparam \Outw_L~input .bus_hold = "false";
defparam \Outw_L~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector5~0 (
// Equation(s):
// \sw0|Output|Selector5~0_combout  = (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// \sw0|Output|step.10~q )))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw0|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector5~0 .extended_lut = "off";
defparam \sw0|Output|Selector5~0 .lut_mask = 64'h0010001000100010;
defparam \sw0|Output|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|Outr[3] (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|Outr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|Outr[3] .is_wysiwyg = "true";
defparam \sw0|Output|Outr[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector8~0 (
// Equation(s):
// \sw0|Output|Selector8~0_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw0|Output|step.10~q ))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw0|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector8~0 .extended_lut = "off";
defparam \sw0|Output|Selector8~0 .lut_mask = 64'h0808080808080808;
defparam \sw0|Output|Selector8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|Outr[0] (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|Outr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|Outr[0] .is_wysiwyg = "true";
defparam \sw0|Output|Outr[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Inw~2 (
// Equation(s):
// \sw2|Input|Inw~2_combout  = ( \sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (!\sw2|Input|port [2] & (!\sw2|Input|port [0] & \sw2|Input|port [1]))) ) ) # ( !\sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (!\sw2|Input|port [2] & 
// (\sw2|Input|port [0] & \sw2|Input|port [1]))) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Inw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Inw~2 .extended_lut = "off";
defparam \sw2|Input|Inw~2 .lut_mask = 64'h0008008000080080;
defparam \sw2|Input|Inw~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux1~0 (
// Equation(s):
// \sw2|Input|Mux1~0_combout  = ( \sw2|Input|port [1] & ( \sw3|Input|Inw [0] & ( (\sw0|Output|Outr [1] & (!\sw2|Input|port [2] & (!\sw2|Input|DataFiFo [4] $ (!\sw2|Input|port [0])))) ) ) ) # ( !\sw2|Input|port [1] & ( \sw3|Input|Inw [0] & ( (\sw0|Output|Outr 
// [1] & (!\sw2|Input|port [2] & (!\sw2|Input|DataFiFo [4] $ (!\sw2|Input|port [0])))) ) ) ) # ( \sw2|Input|port [1] & ( !\sw3|Input|Inw [0] & ( (\sw0|Output|Outr [1] & (!\sw2|Input|port [2] & ((!\sw2|Input|DataFiFo [4]) # (!\sw2|Input|port [0])))) ) ) ) # ( 
// !\sw2|Input|port [1] & ( !\sw3|Input|Inw [0] & ( (\sw0|Output|Outr [1] & (!\sw2|Input|port [2] & (!\sw2|Input|DataFiFo [4] $ (!\sw2|Input|port [0])))) ) ) )

	.dataa(!\sw0|Output|Outr [1]),
	.datab(!\sw2|Input|DataFiFo [4]),
	.datac(!\sw2|Input|port [2]),
	.datad(!\sw2|Input|port [0]),
	.datae(!\sw2|Input|port [1]),
	.dataf(!\sw3|Input|Inw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux1~0 .extended_lut = "off";
defparam \sw2|Input|Mux1~0 .lut_mask = 64'h1040504010401040;
defparam \sw2|Input|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux1~1 (
// Equation(s):
// \sw2|Input|Mux1~1_combout  = ( \sw2|Input|port [1] & ( \Inr_L16~input_o  & ( (\sw3|Input|Inw [0] & ((!\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [2] & !\sw2|Input|port [0])) # (\sw2|Input|DataFiFo [4] & (\sw2|Input|port [2] & \sw2|Input|port [0])))) ) ) 
// ) # ( !\sw2|Input|port [1] & ( \Inr_L16~input_o  & ( (\sw3|Input|Inw [0] & ((!\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [2] & !\sw2|Input|port [0])) # (\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [2] $ (!\sw2|Input|port [0]))))) ) ) ) # ( 
// \sw2|Input|port [1] & ( !\Inr_L16~input_o  & ( (\sw3|Input|Inw [0] & ((!\sw2|Input|port [2] & (!\sw2|Input|DataFiFo [4] & !\sw2|Input|port [0])) # (\sw2|Input|port [2] & ((\sw2|Input|port [0]))))) ) ) ) # ( !\sw2|Input|port [1] & ( !\Inr_L16~input_o  & ( 
// (\sw3|Input|Inw [0] & (!\sw2|Input|port [0] $ (((\sw2|Input|DataFiFo [4] & !\sw2|Input|port [2]))))) ) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw3|Input|Inw [0]),
	.datae(!\sw2|Input|port [1]),
	.dataf(!\Inr_L16~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux1~1 .extended_lut = "off";
defparam \sw2|Input|Mux1~1 .lut_mask = 64'h00B4008300940081;
defparam \sw2|Input|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux1~2 (
// Equation(s):
// \sw2|Input|Mux1~2_combout  = ( \sw2|Input|port [1] & ( \sw0|Output|Outr [1] & ( (!\Inr_L16~input_o  & (((!\sw2|Input|port [2]) # (!\sw2|Input|port [0])))) # (\Inr_L16~input_o  & (!\sw2|Input|port [2] & ((!\sw2|Input|DataFiFo [4]) # (!\sw2|Input|port 
// [0])))) ) ) ) # ( !\sw2|Input|port [1] & ( \sw0|Output|Outr [1] & ( (\sw2|Input|port [0] & ((!\sw2|Input|port [2] & (\sw2|Input|DataFiFo [4])) # (\sw2|Input|port [2] & ((!\Inr_L16~input_o ))))) ) ) ) # ( \sw2|Input|port [1] & ( !\sw0|Output|Outr [1] & ( 
// (!\Inr_L16~input_o  & ((!\sw2|Input|port [2]) # (!\sw2|Input|port [0]))) # (\Inr_L16~input_o  & (!\sw2|Input|port [2] & !\sw2|Input|port [0])) ) ) ) # ( !\sw2|Input|port [1] & ( !\sw0|Output|Outr [1] & ( (\sw2|Input|port [0] & ((!\sw2|Input|port [2] & 
// (\sw2|Input|DataFiFo [4])) # (\sw2|Input|port [2] & ((!\Inr_L16~input_o ))))) ) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\Inr_L16~input_o ),
	.datac(!\sw2|Input|port [2]),
	.datad(!\sw2|Input|port [0]),
	.datae(!\sw2|Input|port [1]),
	.dataf(!\sw0|Output|Outr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux1~2 .extended_lut = "off";
defparam \sw2|Input|Mux1~2 .lut_mask = 64'h005CFCC0005CFCE0;
defparam \sw2|Input|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Inw~1 (
// Equation(s):
// \sw2|Input|Inw~1_combout  = ( \sw2|Input|Mux1~1_combout  & ( \sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (\sw2|Input|Mux0~0_combout )) ) ) ) # ( 
// !\sw2|Input|Mux1~1_combout  & ( \sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & (((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw2|Input|Mux1~0_combout )))) # (\sw2|Input|step~q  & (\sw2|Input|Mux0~0_combout )) ) ) ) # ( 
// \sw2|Input|Mux1~1_combout  & ( !\sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (\sw2|Input|Mux0~0_combout )) ) ) ) # ( !\sw2|Input|Mux1~1_combout  & ( 
// !\sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (\sw2|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|Input|Mux0~0_combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\sw2|Input|Mux1~0_combout ),
	.datae(!\sw2|Input|Mux1~1_combout ),
	.dataf(!\sw2|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Inw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Inw~1 .extended_lut = "off";
defparam \sw2|Input|Inw~1 .lut_mask = 64'hB1B1B1B111B1B1B1;
defparam \sw2|Input|Inw~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|Inw[3] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Inw~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|Inw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|Inw[3] .is_wysiwyg = "true";
defparam \sw2|Input|Inw[3] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Input|port[0] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|port~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|port[0] .is_wysiwyg = "true";
defparam \sw1|Input|port[0] .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector1~0 (
// Equation(s):
// \sw3|Output|Selector1~0_combout  = (!\sw3|Output|step.10~q  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\sw3|Output|step.00~q )))

	.dataa(!\sw3|Output|step.10~q ),
	.datab(!\sw3|Output|step.00~q ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector1~0 .extended_lut = "off";
defparam \sw3|Output|Selector1~0 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \sw3|Output|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|step.00 (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|step.00 .is_wysiwyg = "true";
defparam \sw3|Output|step.00 .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (((\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw3|Output|rdreq~q )) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( ((\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw3|Output|rdreq~q )) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw3|Output|rdreq~q  & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0] & ( (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw3|Output|rdreq~q  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw3|Output|rdreq~q ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.dataf(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .lut_mask = 64'h101110001F1F1FFF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[4]~0 (
// Equation(s):
// \sw3|Input|DataFiFo[4]~0_combout  = (!\sw3|Input|step~q  & !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[4]~0 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[4]~0 .lut_mask = 64'h8888888888888888;
defparam \sw3|Input|DataFiFo[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|port[2] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|port~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|port[2] .is_wysiwyg = "true";
defparam \sw3|Input|port[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|port~2 (
// Equation(s):
// \sw3|Input|port~2_combout  = ( \sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [0] & ((!\sw3|Input|port [2]) # (\sw3|Input|port [1]))) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|DataFiFo [4] & (((\sw3|Input|port [0])))) # (\sw3|Input|DataFiFo 
// [4] & (!\sw3|Input|port [0] & ((!\sw3|Input|port [2]) # (\sw3|Input|port [1])))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|port~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|port~2 .extended_lut = "off";
defparam \sw3|Input|port~2 .lut_mask = 64'h45AACF0045AACF00;
defparam \sw3|Input|port~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|port[0] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|port~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|port[0] .is_wysiwyg = "true";
defparam \sw3|Input|port[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|port~1 (
// Equation(s):
// \sw3|Input|port~1_combout  = !\sw3|Input|port [1] $ (((!\sw3|Input|port [0]) # ((!\sw3|Input|DataFiFo [4] & !\sw3|Input|Mux0~0_combout ))))

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|port~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|port~1 .extended_lut = "off";
defparam \sw3|Input|port~1 .lut_mask = 64'h363C363C363C363C;
defparam \sw3|Input|port~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|port[1] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|port~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|port[1] .is_wysiwyg = "true";
defparam \sw3|Input|port[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|port~0 (
// Equation(s):
// \sw3|Input|port~0_combout  = ( \sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [2] & (\sw3|Input|port [1] & \sw3|Input|port [0])) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (!\sw3|Input|port [0]))) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( 
// (!\sw3|Input|DataFiFo [4] & (\sw3|Input|port [2])) # (\sw3|Input|DataFiFo [4] & ((!\sw3|Input|port [2] & (\sw3|Input|port [1] & \sw3|Input|port [0])) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (!\sw3|Input|port [0]))))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|port~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|port~0 .extended_lut = "off";
defparam \sw3|Input|port~0 .lut_mask = 64'h2336033C2336033C;
defparam \sw3|Input|port~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Inr_L31~input (
	.i(Inr_L31),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Inr_L31~input_o ));
// synopsys translate_off
defparam \Inr_L31~input .bus_hold = "false";
defparam \Inr_L31~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux1~0 (
// Equation(s):
// \sw3|Input|Mux1~0_combout  = ( \sw3|Input|port [0] & ( \sw1|Output|Outr [1] & ( (\Inr_L31~input_o  & (!\sw3|Input|port [2] $ (((!\sw3|Input|DataFiFo [4]) # (!\sw3|Input|port [1]))))) ) ) ) # ( !\sw3|Input|port [0] & ( \sw1|Output|Outr [1] & ( 
// (\Inr_L31~input_o  & (\sw3|Input|port [2] & ((!\sw3|Input|DataFiFo [4]) # (\sw3|Input|port [1])))) ) ) ) # ( \sw3|Input|port [0] & ( !\sw1|Output|Outr [1] & ( (\Inr_L31~input_o  & ((!\sw3|Input|port [2] & ((\sw3|Input|port [1]))) # (\sw3|Input|port [2] & 
// ((!\sw3|Input|DataFiFo [4]) # (!\sw3|Input|port [1]))))) ) ) ) # ( !\sw3|Input|port [0] & ( !\sw1|Output|Outr [1] & ( (\Inr_L31~input_o  & (\sw3|Input|port [2] & ((!\sw3|Input|DataFiFo [4]) # (\sw3|Input|port [1])))) ) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\Inr_L31~input_o ),
	.datac(!\sw3|Input|port [2]),
	.datad(!\sw3|Input|port [1]),
	.datae(!\sw3|Input|port [0]),
	.dataf(!\sw1|Output|Outr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux1~0 .extended_lut = "off";
defparam \sw3|Input|Mux1~0 .lut_mask = 64'h0203033202030312;
defparam \sw3|Input|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux1~1 (
// Equation(s):
// \sw3|Input|Mux1~1_combout  = ( \sw3|Input|port [0] & ( (\sw1|Output|Outr [1] & (!\sw3|Input|port [2] & (!\sw3|Input|DataFiFo [4] $ (!\sw3|Input|port [1])))) ) ) # ( !\sw3|Input|port [0] & ( (\sw1|Output|Outr [1] & (!\sw3|Input|port [2] & \sw3|Input|port 
// [1])) ) )

	.dataa(!\sw1|Output|Outr [1]),
	.datab(!\sw3|Input|DataFiFo [4]),
	.datac(!\sw3|Input|port [2]),
	.datad(!\sw3|Input|port [1]),
	.datae(!\sw3|Input|port [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux1~1 .extended_lut = "off";
defparam \sw3|Input|Mux1~1 .lut_mask = 64'h0050104000501040;
defparam \sw3|Input|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[1]~input (
	.i(dataInL15[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[1]~input_o ));
// synopsys translate_off
defparam \dataInL15[1]~input .bus_hold = "false";
defparam \dataInL15[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux37~0 (
// Equation(s):
// \sw2|Input|Mux37~0_combout  = ( \dataInL15[1]~input_o  & ( (!\sw2|Input|port [1] $ (((\sw2|Input|port [0] & \sw2|Input|always0~0_combout )))) # (\sw2|Input|port [2]) ) ) # ( !\dataInL15[1]~input_o  & ( (!\sw2|Input|port [2] & (!\sw2|Input|port [1] & 
// ((!\sw2|Input|port [0]) # (!\sw2|Input|always0~0_combout )))) # (\sw2|Input|port [2] & (\sw2|Input|always0~0_combout  & (!\sw2|Input|port [0] $ (\sw2|Input|port [1])))) ) )

	.dataa(!\sw2|Input|port [2]),
	.datab(!\sw2|Input|port [0]),
	.datac(!\sw2|Input|port [1]),
	.datad(!\sw2|Input|always0~0_combout ),
	.datae(!\dataInL15[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux37~0 .extended_lut = "off";
defparam \sw2|Input|Mux37~0 .lut_mask = 64'hA0C1F5D7A0C1F5D7;
defparam \sw2|Input|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[2]~2 (
// Equation(s):
// \sw2|Input|DataFiFo[2]~2_combout  = ( \Inr_L16~input_o  & ( (\sw2|Input|port [2] & ((!\sw2|Input|port [0] & ((\sw2|Input|port [1]))) # (\sw2|Input|port [0] & ((!\sw2|Input|DataFiFo [4]) # (!\sw2|Input|port [1]))))) ) ) # ( !\Inr_L16~input_o  & ( 
// (\sw2|Input|port [2] & (!\sw2|Input|port [0] $ (!\sw2|Input|port [1]))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\Inr_L16~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[2]~2 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[2]~2 .lut_mask = 64'h0330033203300332;
defparam \sw2|Input|DataFiFo[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[2]~3 (
// Equation(s):
// \sw2|Input|DataFiFo[2]~3_combout  = ( !\sw2|Input|DataFiFo[2]~2_combout  & ( (\sw2|Input|DataFiFo[4]~0_combout  & (((!\sw2|Input|Mux1~2_combout ) # (\sw2|Input|Mux1~1_combout )) # (\sw2|Input|Mux1~0_combout ))) ) )

	.dataa(!\sw2|Input|DataFiFo[4]~0_combout ),
	.datab(!\sw2|Input|Mux1~0_combout ),
	.datac(!\sw2|Input|Mux1~1_combout ),
	.datad(!\sw2|Input|Mux1~2_combout ),
	.datae(!\sw2|Input|DataFiFo[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[2]~3 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[2]~3 .lut_mask = 64'h5515000055150000;
defparam \sw2|Input|DataFiFo[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[1] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[1] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & !\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h4444444444444444;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [1]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|dataOutE[4]~0 (
// Equation(s):
// \sw2|Output|dataOutE[4]~0_combout  = (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw2|Output|step.10~q )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(!\sw2|Output|step.10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|dataOutE[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|dataOutE[4]~0 .extended_lut = "off";
defparam \sw2|Output|dataOutE[4]~0 .lut_mask = 64'h1111111111111111;
defparam \sw2|Output|dataOutE[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Outw_L13~input (
	.i(Outw_L13),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Outw_L13~input_o ));
// synopsys translate_off
defparam \Outw_L13~input .bus_hold = "false";
defparam \Outw_L13~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector7~0 (
// Equation(s):
// \sw2|Output|Selector7~0_combout  = ( \sw2|Output|step.10~q  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw2|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector7~0 .extended_lut = "off";
defparam \sw2|Output|Selector7~0 .lut_mask = 64'h0000080000000800;
defparam \sw2|Output|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Outr[1]~0 (
// Equation(s):
// \sw2|Output|Outr[1]~0_combout  = ( \sw2|Output|Equal0~0_combout  & ( (\sw2|Output|step.00~q  & ((!\sw2|Output|step.01~q ) # (!\sw2|Output|Outr [4] $ (\Outw_L13~input_o )))) ) ) # ( !\sw2|Output|Equal0~0_combout  & ( (\sw2|Output|step.00~q  & 
// !\sw2|Output|step.01~q ) ) )

	.dataa(!\sw2|Output|Outr [4]),
	.datab(!\sw2|Output|step.00~q ),
	.datac(!\sw2|Output|step.01~q ),
	.datad(!\Outw_L13~input_o ),
	.datae(!\sw2|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Outr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Outr[1]~0 .extended_lut = "off";
defparam \sw2|Output|Outr[1]~0 .lut_mask = 64'h3030323130303231;
defparam \sw2|Output|Outr[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|Outr[1] (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|Outr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|Outr[1] .is_wysiwyg = "true";
defparam \sw2|Output|Outr[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector8~0 (
// Equation(s):
// \sw2|Output|Selector8~0_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw2|Output|step.10~q ))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw2|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector8~0 .extended_lut = "off";
defparam \sw2|Output|Selector8~0 .lut_mask = 64'h0808080808080808;
defparam \sw2|Output|Selector8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|Outr[0] (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|Outr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|Outr[0] .is_wysiwyg = "true";
defparam \sw2|Output|Outr[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[0]~6 (
// Equation(s):
// \sw3|Input|DataFiFo[0]~6_combout  = ( \sw3|Input|Mux0~0_combout  & ( !\sw3|Input|port [1] $ (((\sw3|Input|port [2] & \sw3|Input|port [0]))) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|DataFiFo [4] & (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) 
// # (!\sw3|Input|port [0])))) # (\sw3|Input|DataFiFo [4] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [2] & \sw3|Input|port [0]))))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[0]~6 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[0]~6 .lut_mask = 64'hD8C1F0C3D8C1F0C3;
defparam \sw3|Input|DataFiFo[0]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[0]~7 (
// Equation(s):
// \sw3|Input|DataFiFo[0]~7_combout  = ( \sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0]))) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [2] & ((!\sw3|Input|DataFiFo [4] & ((\sw3|Input|port 
// [0]) # (\sw3|Input|port [1]))) # (\sw3|Input|DataFiFo [4] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0]))))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[0]~7 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[0]~7 .lut_mask = 64'h4CC8CCC04CC8CCC0;
defparam \sw3|Input|DataFiFo[0]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[0]~input (
	.i(dataInL30[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[0]~input_o ));
// synopsys translate_off
defparam \dataInL30[0]~input .bus_hold = "false";
defparam \dataInL30[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux0~0 (
// Equation(s):
// \sw1|Input|Mux0~0_combout  = (!\sw1|Input|port [0] & (\sw0|Output|Outr [2])) # (\sw1|Input|port [0] & ((\sw3|Output|Outr [3])))

	.dataa(!\sw0|Output|Outr [2]),
	.datab(!\sw1|Input|port [0]),
	.datac(!\sw3|Output|Outr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux0~0 .extended_lut = "off";
defparam \sw1|Input|Mux0~0 .lut_mask = 64'h4747474747474747;
defparam \sw1|Input|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[25]~5 (
// Equation(s):
// \sw1|Input|DataFiFo[25]~5_combout  = ( \sw1|Input|port [0] & ( \sw1|Input|Mux0~0_combout  & ( (!\sw1|Input|port [2] & ((!\sw1|Input|DataFiFo [4]) # (!\sw1|Input|port [1]))) ) ) ) # ( !\sw1|Input|port [0] & ( \sw1|Input|Mux0~0_combout  & ( 
// (!\sw1|Input|port [2] & ((\sw1|Input|port [1]) # (\sw1|Input|DataFiFo [4]))) ) ) ) # ( \sw1|Input|port [0] & ( !\sw1|Input|Mux0~0_combout  & ( (!\sw1|Input|port [2] & ((!\sw1|Input|DataFiFo [4]) # (!\sw1|Input|port [1]))) ) ) ) # ( !\sw1|Input|port [0] & 
// ( !\sw1|Input|Mux0~0_combout  & ( !\sw1|Input|port [2] ) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(gnd),
	.datad(!\sw1|Input|port [2]),
	.datae(!\sw1|Input|port [0]),
	.dataf(!\sw1|Input|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[25]~5 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[25]~5 .lut_mask = 64'hFF00EE007700EE00;
defparam \sw1|Input|DataFiFo[25]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[1]~input (
	.i(dataInL4[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[1]~input_o ));
// synopsys translate_off
defparam \dataInL4[1]~input .bus_hold = "false";
defparam \dataInL4[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux37~0 (
// Equation(s):
// \sw1|Input|Mux37~0_combout  = ((!\sw1|Input|DataFiFo[25]~5_combout  & \dataInL4[1]~input_o )) # (\sw1|Input|DataFiFo[25]~4_combout )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\dataInL4[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux37~0 .extended_lut = "off";
defparam \sw1|Input|Mux37~0 .lut_mask = 64'h5D5D5D5D5D5D5D5D;
defparam \sw1|Input|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Inr_L5~input (
	.i(Inr_L5),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Inr_L5~input_o ));
// synopsys translate_off
defparam \Inr_L5~input .bus_hold = "false";
defparam \Inr_L5~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux1~0 (
// Equation(s):
// \sw1|Input|Mux1~0_combout  = ( \sw1|Input|port [1] & ( \sw1|Input|port [2] & ( (!\sw0|Output|Outr [2] & ((!\sw3|Output|Outr [3]) # (!\sw1|Input|DataFiFo [4] $ (\sw1|Input|port [0])))) # (\sw0|Output|Outr [2] & (!\sw3|Output|Outr [3] & 
// (!\sw1|Input|DataFiFo [4] $ (!\sw1|Input|port [0])))) ) ) ) # ( !\sw1|Input|port [1] & ( \sw1|Input|port [2] & ( !\sw0|Output|Outr [2] ) ) ) # ( \sw1|Input|port [1] & ( !\sw1|Input|port [2] & ( (!\sw0|Output|Outr [2] & ((!\sw3|Output|Outr [3]) # 
// (!\sw1|Input|DataFiFo [4] $ (\sw1|Input|port [0])))) # (\sw0|Output|Outr [2] & (!\sw3|Output|Outr [3] & (!\sw1|Input|DataFiFo [4] $ (!\sw1|Input|port [0])))) ) ) ) # ( !\sw1|Input|port [1] & ( !\sw1|Input|port [2] & ( (!\sw1|Input|DataFiFo [4] & 
// (!\sw0|Output|Outr [2] & ((!\sw3|Output|Outr [3])))) # (\sw1|Input|DataFiFo [4] & ((!\sw1|Input|port [0] & ((!\sw3|Output|Outr [3]))) # (\sw1|Input|port [0] & (!\sw0|Output|Outr [2])))) ) ) )

	.dataa(!\sw0|Output|Outr [2]),
	.datab(!\sw1|Input|DataFiFo [4]),
	.datac(!\sw1|Input|port [0]),
	.datad(!\sw3|Output|Outr [3]),
	.datae(!\sw1|Input|port [1]),
	.dataf(!\sw1|Input|port [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux1~0 .extended_lut = "off";
defparam \sw1|Input|Mux1~0 .lut_mask = 64'hBA02BE82AAAABE82;
defparam \sw1|Input|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[2]~6 (
// Equation(s):
// \sw1|Input|DataFiFo[2]~6_combout  = ( \sw1|Input|Mux1~0_combout  & ( \sw1|Input|DataFiFo[4]~0_combout  & ( (!\sw1|Input|port~0_combout  & (((\sw1|Input|port~2_combout )))) # (\sw1|Input|port~0_combout  & (\Inr_L5~input_o  & (!\sw1|Input|port~1_combout  & 
// !\sw1|Input|port~2_combout ))) ) ) ) # ( !\sw1|Input|Mux1~0_combout  & ( \sw1|Input|DataFiFo[4]~0_combout  & ( (!\sw1|Input|port~0_combout ) # ((\Inr_L5~input_o  & (!\sw1|Input|port~1_combout  & !\sw1|Input|port~2_combout ))) ) ) )

	.dataa(!\Inr_L5~input_o ),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|port~1_combout ),
	.datad(!\sw1|Input|port~2_combout ),
	.datae(!\sw1|Input|Mux1~0_combout ),
	.dataf(!\sw1|Input|DataFiFo[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[2]~6 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[2]~6 .lut_mask = 64'h00000000DCCC10CC;
defparam \sw1|Input|DataFiFo[2]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[1] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[1] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & !\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h4444444444444444;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [1]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|dataOutS[4]~0 (
// Equation(s):
// \sw1|Output|dataOutS[4]~0_combout  = ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw1|Output|step.10~q  & ( (!\reset~input_o  & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw1|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|dataOutS[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|dataOutS[4]~0 .extended_lut = "off";
defparam \sw1|Output|dataOutS[4]~0 .lut_mask = 64'h0000000000800000;
defparam \sw1|Output|dataOutS[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[0] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|dataOutE[4]~1 (
// Equation(s):
// \sw2|Output|dataOutE[4]~1_combout  = (!\reset~input_o  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw2|Output|step.10~q ))

	.dataa(!\reset~input_o ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw2|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|dataOutE[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|dataOutE[4]~1 .extended_lut = "off";
defparam \sw2|Output|dataOutE[4]~1 .lut_mask = 64'h0202020202020202;
defparam \sw2|Output|dataOutE[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[0] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux38~0 (
// Equation(s):
// \sw3|Input|Mux38~0_combout  = ( \sw2|Output|dataOutE [0] & ( (!\sw3|Input|DataFiFo[0]~6_combout  & ((!\sw3|Input|DataFiFo[0]~7_combout  & (!\dataInL30[0]~input_o )) # (\sw3|Input|DataFiFo[0]~7_combout  & ((!\sw1|Output|dataOutS [0]))))) ) ) # ( 
// !\sw2|Output|dataOutE [0] & ( (!\sw3|Input|DataFiFo[0]~6_combout  & ((!\sw3|Input|DataFiFo[0]~7_combout  & (!\dataInL30[0]~input_o )) # (\sw3|Input|DataFiFo[0]~7_combout  & ((!\sw1|Output|dataOutS [0]))))) # (\sw3|Input|DataFiFo[0]~6_combout  & 
// (!\sw3|Input|DataFiFo[0]~7_combout )) ) )

	.dataa(!\sw3|Input|DataFiFo[0]~6_combout ),
	.datab(!\sw3|Input|DataFiFo[0]~7_combout ),
	.datac(!\dataInL30[0]~input_o ),
	.datad(!\sw1|Output|dataOutS [0]),
	.datae(!\sw2|Output|dataOutE [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux38~0 .extended_lut = "off";
defparam \sw3|Input|Mux38~0 .lut_mask = 64'hE6C4A280E6C4A280;
defparam \sw3|Input|Mux38~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[2]~4 (
// Equation(s):
// \sw3|Input|DataFiFo[2]~4_combout  = ( \Inr_L31~input_o  & ( (\sw3|Input|port [2] & ((!\sw3|Input|port [1] & ((\sw3|Input|port [0]))) # (\sw3|Input|port [1] & ((!\sw3|Input|DataFiFo [4]) # (!\sw3|Input|port [0]))))) ) ) # ( !\Inr_L31~input_o  & ( 
// (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (!\sw3|Input|port [0]))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\Inr_L31~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[2]~4 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[2]~4 .lut_mask = 64'h0330033203300332;
defparam \sw3|Input|DataFiFo[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[2]~5 (
// Equation(s):
// \sw3|Input|DataFiFo[2]~5_combout  = ( !\sw3|Input|DataFiFo[2]~4_combout  & ( (\sw3|Input|DataFiFo[4]~0_combout  & (((\sw3|Input|Mux1~2_combout ) # (\sw3|Input|Mux1~1_combout )) # (\sw3|Input|Mux1~0_combout ))) ) )

	.dataa(!\sw3|Input|Mux1~0_combout ),
	.datab(!\sw3|Input|Mux1~1_combout ),
	.datac(!\sw3|Input|DataFiFo[4]~0_combout ),
	.datad(!\sw3|Input|Mux1~2_combout ),
	.datae(!\sw3|Input|DataFiFo[2]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[2]~5 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[2]~5 .lut_mask = 64'h070F0000070F0000;
defparam \sw3|Input|DataFiFo[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[0] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[0] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[0]~_wirecell (
// Equation(s):
// \sw3|Input|DataFiFo[0]~_wirecell_combout  = !\sw3|Input|DataFiFo [0]

	.dataa(!\sw3|Input|DataFiFo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[0]~_wirecell .extended_lut = "off";
defparam \sw3|Input|DataFiFo[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw3|Input|DataFiFo[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h4E4E4E4E4E4E4E4E;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & !\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h4444444444444444;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo[0]~_wirecell_combout }),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux37~0 (
// Equation(s):
// \sw3|Input|Mux37~0_combout  = ( \sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port [2]) # (!\sw3|Input|port [0]))) # (\sw3|Input|port [1] & ((\sw3|Input|port [0]))) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( (!\sw3|Input|port [2] & 
// ((!\sw3|Input|port [1]) # (!\sw3|Input|DataFiFo [4] $ (\sw3|Input|port [0])))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|DataFiFo [4] & \sw3|Input|port [0]))))) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux37~0 .extended_lut = "off";
defparam \sw3|Input|Mux37~0 .lut_mask = 64'hF8E5F0CFF8E5F0CF;
defparam \sw3|Input|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[1]~input (
	.i(dataInL30[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[1]~input_o ));
// synopsys translate_off
defparam \dataInL30[1]~input .bus_hold = "false";
defparam \dataInL30[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[1] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux37~0_combout ),
	.asdata(\dataInL30[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[1] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [1]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector8~0 (
// Equation(s):
// \sw3|Output|Selector8~0_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw3|Output|step.10~q ))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw3|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector8~0 .extended_lut = "off";
defparam \sw3|Output|Selector8~0 .lut_mask = 64'h0808080808080808;
defparam \sw3|Output|Selector8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Outw_L26~input (
	.i(Outw_L26),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Outw_L26~input_o ));
// synopsys translate_off
defparam \Outw_L26~input .bus_hold = "false";
defparam \Outw_L26~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector6~0 (
// Equation(s):
// \sw3|Output|Selector6~0_combout  = (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw3|Output|step.10~q )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(!\sw3|Output|step.10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector6~0 .extended_lut = "off";
defparam \sw3|Output|Selector6~0 .lut_mask = 64'h1111111111111111;
defparam \sw3|Output|Selector6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|Outr[2] (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|Outr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|Outr[2] .is_wysiwyg = "true";
defparam \sw3|Output|Outr[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector7~0 (
// Equation(s):
// \sw3|Output|Selector7~0_combout  = ( \sw3|Output|step.10~q  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw3|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector7~0 .extended_lut = "off";
defparam \sw3|Output|Selector7~0 .lut_mask = 64'h0000080000000800;
defparam \sw3|Output|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Outr[1]~0 (
// Equation(s):
// \sw3|Output|Outr[1]~0_combout  = ( \sw3|Output|Equal0~0_combout  & ( (\sw3|Output|step.00~q  & ((!\sw3|Output|step.01~q ) # (!\sw3|Output|Outr [4] $ (\Outw_L26~input_o )))) ) ) # ( !\sw3|Output|Equal0~0_combout  & ( (\sw3|Output|step.00~q  & 
// !\sw3|Output|step.01~q ) ) )

	.dataa(!\sw3|Output|Outr [4]),
	.datab(!\sw3|Output|step.00~q ),
	.datac(!\sw3|Output|step.01~q ),
	.datad(!\Outw_L26~input_o ),
	.datae(!\sw3|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Outr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Outr[1]~0 .extended_lut = "off";
defparam \sw3|Output|Outr[1]~0 .lut_mask = 64'h3030323130303231;
defparam \sw3|Output|Outr[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|Outr[1] (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|Outr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|Outr[1] .is_wysiwyg = "true";
defparam \sw3|Output|Outr[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Inw~3 (
// Equation(s):
// \sw2|Input|Inw~3_combout  = ( \sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (!\sw2|Input|port [2] & (\sw2|Input|port [0] & !\sw2|Input|port [1]))) ) ) # ( !\sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (!\sw2|Input|port [2] & 
// (!\sw2|Input|port [0] & \sw2|Input|port [1]))) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Inw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Inw~3 .extended_lut = "off";
defparam \sw2|Input|Inw~3 .lut_mask = 64'h0080080000800800;
defparam \sw2|Input|Inw~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|Inw[2] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Inw~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|Inw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|Inw[2] .is_wysiwyg = "true";
defparam \sw2|Input|Inw[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Inw~3 (
// Equation(s):
// \sw1|Input|Inw~3_combout  = (!\sw1|Input|step~q  & (!\sw1|Input|port~0_combout  & (\sw1|Input|port~1_combout  & \sw1|Input|port~2_combout )))

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|port~1_combout ),
	.datad(!\sw1|Input|port~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Inw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Inw~3 .extended_lut = "off";
defparam \sw1|Input|Inw~3 .lut_mask = 64'h0008000800080008;
defparam \sw1|Input|Inw~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux1~1 (
// Equation(s):
// \sw1|Input|Mux1~1_combout  = ( \sw1|Input|port [0] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|DataFiFo [4] & (!\sw1|Input|port [1] & ((!\sw1|Input|port [2])))) # (\sw1|Input|DataFiFo [4] & (\sw1|Input|port [1] & ((!\Inr_L5~input_o ) # (\sw1|Input|port 
// [2])))) ) ) ) # ( !\sw1|Input|port [0] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & (((!\Inr_L5~input_o ) # (!\sw1|Input|port [2])) # (\sw1|Input|DataFiFo [4]))) ) ) ) # ( \sw1|Input|port [0] & ( !\sw3|Output|Outr [3] & ( (\sw1|Input|DataFiFo [4] 
// & (\sw1|Input|port [1] & ((!\Inr_L5~input_o ) # (\sw1|Input|port [2])))) ) ) ) # ( !\sw1|Input|port [0] & ( !\sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & (((!\Inr_L5~input_o ) # (!\sw1|Input|port [2])) # (\sw1|Input|DataFiFo [4]))) ) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\Inr_L5~input_o ),
	.datad(!\sw1|Input|port [2]),
	.datae(!\sw1|Input|port [0]),
	.dataf(!\sw3|Output|Outr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux1~1 .extended_lut = "off";
defparam \sw1|Input|Mux1~1 .lut_mask = 64'hCCC41011CCC49811;
defparam \sw1|Input|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Inw~1 (
// Equation(s):
// \sw1|Input|Inw~1_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw1|Input|Mux1~1_combout  & ( (\sw1|Input|step~q  & \sw1|Input|Mux0~1_combout ) ) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw1|Input|Mux1~1_combout  & ( (!\sw1|Input|step~q  & (((!\sw1|Input|port~0_combout  & !\sw1|Input|Mux1~0_combout )))) # (\sw1|Input|step~q  & (\sw1|Input|Mux0~1_combout )) ) ) ) # ( \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\sw1|Input|Mux1~1_combout  & ( (\sw1|Input|step~q  & \sw1|Input|Mux0~1_combout ) ) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw1|Input|Mux1~1_combout  & ( (!\sw1|Input|step~q ) # (\sw1|Input|Mux0~1_combout ) ) ) )

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|Mux0~1_combout ),
	.datac(!\sw1|Input|port~0_combout ),
	.datad(!\sw1|Input|Mux1~0_combout ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw1|Input|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Inw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Inw~1 .extended_lut = "off";
defparam \sw1|Input|Inw~1 .lut_mask = 64'hBBBB1111B1111111;
defparam \sw1|Input|Inw~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|Inw[3] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Inw~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|Inw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|Inw[3] .is_wysiwyg = "true";
defparam \sw1|Input|Inw[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Equal0~0 (
// Equation(s):
// \sw3|Output|Equal0~0_combout  = ( \sw2|Input|Inw [2] & ( \sw1|Input|Inw [3] & ( (\sw3|Output|Outr [3] & (\sw3|Output|Outr [0] & (\sw3|Output|Outr [2] & \sw3|Output|Outr [1]))) ) ) ) # ( !\sw2|Input|Inw [2] & ( \sw1|Input|Inw [3] & ( (\sw3|Output|Outr [3] 
// & (!\sw3|Output|Outr [0] & (\sw3|Output|Outr [2] & \sw3|Output|Outr [1]))) ) ) ) # ( \sw2|Input|Inw [2] & ( !\sw1|Input|Inw [3] & ( (!\sw3|Output|Outr [3] & (\sw3|Output|Outr [0] & (\sw3|Output|Outr [2] & \sw3|Output|Outr [1]))) ) ) ) # ( !\sw2|Input|Inw 
// [2] & ( !\sw1|Input|Inw [3] & ( (!\sw3|Output|Outr [3] & (!\sw3|Output|Outr [0] & (\sw3|Output|Outr [2] & \sw3|Output|Outr [1]))) ) ) )

	.dataa(!\sw3|Output|Outr [3]),
	.datab(!\sw3|Output|Outr [0]),
	.datac(!\sw3|Output|Outr [2]),
	.datad(!\sw3|Output|Outr [1]),
	.datae(!\sw2|Input|Inw [2]),
	.dataf(!\sw1|Input|Inw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Equal0~0 .extended_lut = "off";
defparam \sw3|Output|Equal0~0 .lut_mask = 64'h0008000200040001;
defparam \sw3|Output|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector5~1 (
// Equation(s):
// \sw3|Output|Selector5~1_combout  = ( \sw3|Output|Equal0~0_combout  & ( (\sw3|Output|step.00~q  & ((!\sw3|Output|Outr [4] $ (\Outw_L26~input_o )) # (\sw3|Output|step.10~q ))) ) ) # ( !\sw3|Output|Equal0~0_combout  & ( (\sw3|Output|step.10~q  & 
// \sw3|Output|step.00~q ) ) )

	.dataa(!\sw3|Output|Outr [4]),
	.datab(!\sw3|Output|step.10~q ),
	.datac(!\sw3|Output|step.00~q ),
	.datad(!\Outw_L26~input_o ),
	.datae(!\sw3|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector5~1 .extended_lut = "off";
defparam \sw3|Output|Selector5~1 .lut_mask = 64'h03030B0703030B07;
defparam \sw3|Output|Selector5~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|Outr[0] (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|Outr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|Outr[0] .is_wysiwyg = "true";
defparam \sw3|Output|Outr[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Inw~3 (
// Equation(s):
// \sw0|Input|Inw~3_combout  = ( !\sw0|Input|step~q  & ( (!\sw0|Input|port [2] & (!\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout )))) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw0|Input|step~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Inw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Inw~3 .extended_lut = "off";
defparam \sw0|Input|Inw~3 .lut_mask = 64'h0880000008800000;
defparam \sw0|Input|Inw~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Inw~1 (
// Equation(s):
// \sw0|Input|Inw~1_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw0|Input|Mux1~2_combout  & ( (\sw0|Input|Mux0~0_combout  & \sw0|Input|step~q ) ) ) ) # ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|step~q ) # (\sw0|Input|Mux0~0_combout ) ) ) ) # ( \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw0|Input|Mux1~2_combout  & ( (\sw0|Input|Mux0~0_combout  & \sw0|Input|step~q ) ) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw0|Input|Mux1~2_combout  & ( (!\sw0|Input|step~q  & (((\sw0|Input|Mux1~1_combout ) # (\sw0|Input|Mux1~0_combout )))) # (\sw0|Input|step~q  & (\sw0|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw0|Input|Mux0~0_combout ),
	.datab(!\sw0|Input|step~q ),
	.datac(!\sw0|Input|Mux1~0_combout ),
	.datad(!\sw0|Input|Mux1~1_combout ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw0|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Inw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Inw~1 .extended_lut = "off";
defparam \sw0|Input|Inw~1 .lut_mask = 64'h1DDD1111DDDD1111;
defparam \sw0|Input|Inw~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|Inw[1] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Inw~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|Inw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|Inw[1] .is_wysiwyg = "true";
defparam \sw0|Input|Inw[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Equal0~0 (
// Equation(s):
// \sw2|Output|Equal0~0_combout  = ( \sw2|Output|Outr [2] & ( \sw0|Input|Inw [1] & ( (\sw2|Output|Outr [3] & (\sw2|Output|Outr [1] & (\sw2|Output|Outr [0] & \sw3|Output|Outr [0]))) ) ) ) # ( !\sw2|Output|Outr [2] & ( \sw0|Input|Inw [1] & ( (\sw2|Output|Outr 
// [3] & (\sw2|Output|Outr [1] & (\sw2|Output|Outr [0] & !\sw3|Output|Outr [0]))) ) ) ) # ( \sw2|Output|Outr [2] & ( !\sw0|Input|Inw [1] & ( (!\sw2|Output|Outr [3] & (\sw2|Output|Outr [1] & (\sw2|Output|Outr [0] & \sw3|Output|Outr [0]))) ) ) ) # ( 
// !\sw2|Output|Outr [2] & ( !\sw0|Input|Inw [1] & ( (!\sw2|Output|Outr [3] & (\sw2|Output|Outr [1] & (\sw2|Output|Outr [0] & !\sw3|Output|Outr [0]))) ) ) )

	.dataa(!\sw2|Output|Outr [3]),
	.datab(!\sw2|Output|Outr [1]),
	.datac(!\sw2|Output|Outr [0]),
	.datad(!\sw3|Output|Outr [0]),
	.datae(!\sw2|Output|Outr [2]),
	.dataf(!\sw0|Input|Inw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Equal0~0 .extended_lut = "off";
defparam \sw2|Output|Equal0~0 .lut_mask = 64'h0200000201000001;
defparam \sw2|Output|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector5~1 (
// Equation(s):
// \sw2|Output|Selector5~1_combout  = ( \sw2|Output|Equal0~0_combout  & ( (\sw2|Output|step.00~q  & ((!\sw2|Output|Outr [4] $ (\Outw_L13~input_o )) # (\sw2|Output|step.10~q ))) ) ) # ( !\sw2|Output|Equal0~0_combout  & ( (\sw2|Output|step.10~q  & 
// \sw2|Output|step.00~q ) ) )

	.dataa(!\sw2|Output|Outr [4]),
	.datab(!\sw2|Output|step.10~q ),
	.datac(!\sw2|Output|step.00~q ),
	.datad(!\Outw_L13~input_o ),
	.datae(!\sw2|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector5~1 .extended_lut = "off";
defparam \sw2|Output|Selector5~1 .lut_mask = 64'h03030B0703030B07;
defparam \sw2|Output|Selector5~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|Outr[2] (
	.clk(\clk~input_o ),
	.d(\sw2|Output|dataOutE[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|Outr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|Outr[2] .is_wysiwyg = "true";
defparam \sw2|Output|Outr[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux1~2 (
// Equation(s):
// \sw3|Input|Mux1~2_combout  = ( \sw3|Input|port [0] & ( \Inr_L31~input_o  & ( (!\sw3|Input|port [2] & (((!\sw3|Input|port [1])))) # (\sw3|Input|port [2] & (\sw2|Output|Outr [2] & (\sw3|Input|DataFiFo [4] & \sw3|Input|port [1]))) ) ) ) # ( !\sw3|Input|port 
// [0] & ( \Inr_L31~input_o  & ( (!\sw3|Input|DataFiFo [4] & (((!\sw3|Input|port [2])))) # (\sw3|Input|DataFiFo [4] & (!\sw3|Input|port [1] & ((!\sw3|Input|port [2]) # (\sw2|Output|Outr [2])))) ) ) ) # ( \sw3|Input|port [0] & ( !\Inr_L31~input_o  & ( 
// (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]))) # (\sw3|Input|port [2] & (\sw2|Output|Outr [2] & \sw3|Input|port [1])) ) ) ) # ( !\sw3|Input|port [0] & ( !\Inr_L31~input_o  & ( (!\sw3|Input|port [2] & (((!\sw3|Input|DataFiFo [4]) # (!\sw3|Input|port 
// [1])))) # (\sw3|Input|port [2] & (\sw2|Output|Outr [2] & ((!\sw3|Input|port [1])))) ) ) )

	.dataa(!\sw2|Output|Outr [2]),
	.datab(!\sw3|Input|DataFiFo [4]),
	.datac(!\sw3|Input|port [2]),
	.datad(!\sw3|Input|port [1]),
	.datae(!\sw3|Input|port [0]),
	.dataf(!\Inr_L31~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux1~2 .extended_lut = "off";
defparam \sw3|Input|Mux1~2 .lut_mask = 64'hF5C0F005F1C0F001;
defparam \sw3|Input|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[4]~1 (
// Equation(s):
// \sw3|Input|DataFiFo[4]~1_combout  = (\sw3|Input|DataFiFo[4]~0_combout  & (((\sw3|Input|Mux1~2_combout ) # (\sw3|Input|Mux1~1_combout )) # (\sw3|Input|Mux1~0_combout )))

	.dataa(!\sw3|Input|Mux1~0_combout ),
	.datab(!\sw3|Input|Mux1~1_combout ),
	.datac(!\sw3|Input|DataFiFo[4]~0_combout ),
	.datad(!\sw3|Input|Mux1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[4]~1 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[4]~1 .lut_mask = 64'h070F070F070F070F;
defparam \sw3|Input|DataFiFo[4]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[4]~input (
	.i(dataInL30[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[4]~input_o ));
// synopsys translate_off
defparam \dataInL30[4]~input .bus_hold = "false";
defparam \dataInL30[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [4]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[4] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[4] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [4]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[4] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[4] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[4]~2 (
// Equation(s):
// \sw3|Input|DataFiFo[4]~2_combout  = ( \sw2|Output|dataOutE [4] & ( \sw1|Output|dataOutS [4] & ( (!\sw3|Input|port~0_combout ) # ((!\sw3|Input|port~2_combout  & (!\sw3|Input|port~1_combout  & \dataInL30[4]~input_o ))) ) ) ) # ( !\sw2|Output|dataOutE [4] & 
// ( \sw1|Output|dataOutS [4] & ( (!\sw3|Input|port~0_combout  & (((\sw3|Input|port~1_combout )) # (\sw3|Input|port~2_combout ))) # (\sw3|Input|port~0_combout  & (!\sw3|Input|port~2_combout  & (!\sw3|Input|port~1_combout  & \dataInL30[4]~input_o ))) ) ) ) # 
// ( \sw2|Output|dataOutE [4] & ( !\sw1|Output|dataOutS [4] & ( (!\sw3|Input|port~0_combout  & ((!\sw3|Input|port~2_combout ) # ((!\sw3|Input|port~1_combout )))) # (\sw3|Input|port~0_combout  & (!\sw3|Input|port~2_combout  & (!\sw3|Input|port~1_combout  & 
// \dataInL30[4]~input_o ))) ) ) ) # ( !\sw2|Output|dataOutE [4] & ( !\sw1|Output|dataOutS [4] & ( (!\sw3|Input|port~0_combout  & (!\sw3|Input|port~2_combout  $ ((!\sw3|Input|port~1_combout )))) # (\sw3|Input|port~0_combout  & (!\sw3|Input|port~2_combout  & 
// (!\sw3|Input|port~1_combout  & \dataInL30[4]~input_o ))) ) ) )

	.dataa(!\sw3|Input|port~0_combout ),
	.datab(!\sw3|Input|port~2_combout ),
	.datac(!\sw3|Input|port~1_combout ),
	.datad(!\dataInL30[4]~input_o ),
	.datae(!\sw2|Output|dataOutE [4]),
	.dataf(!\sw1|Output|dataOutS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[4]~2 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[4]~2 .lut_mask = 64'h2868A8E82A6AAAEA;
defparam \sw3|Input|DataFiFo[4]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[4]~3 (
// Equation(s):
// \sw3|Input|DataFiFo[4]~3_combout  = ( \sw3|Input|DataFiFo[4]~1_combout  & ( \sw3|Input|DataFiFo[4]~2_combout  ) ) # ( !\sw3|Input|DataFiFo[4]~1_combout  & ( \sw3|Input|DataFiFo[4]~2_combout  & ( \sw3|Input|DataFiFo [4] ) ) ) # ( 
// \sw3|Input|DataFiFo[4]~1_combout  & ( !\sw3|Input|DataFiFo[4]~2_combout  & ( (\sw3|Input|DataFiFo [4] & ((!\sw3|Input|port~2_combout  & ((\sw3|Input|port~1_combout ))) # (\sw3|Input|port~2_combout  & (\sw3|Input|port~0_combout )))) ) ) ) # ( 
// !\sw3|Input|DataFiFo[4]~1_combout  & ( !\sw3|Input|DataFiFo[4]~2_combout  & ( \sw3|Input|DataFiFo [4] ) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port~0_combout ),
	.datac(!\sw3|Input|port~2_combout ),
	.datad(!\sw3|Input|port~1_combout ),
	.datae(!\sw3|Input|DataFiFo[4]~1_combout ),
	.dataf(!\sw3|Input|DataFiFo[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[4]~3 .extended_lut = "off";
defparam \sw3|Input|DataFiFo[4]~3 .lut_mask = 64'h555501515555FFFF;
defparam \sw3|Input|DataFiFo[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[4] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|DataFiFo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[4] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[4] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[2] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux36~0 (
// Equation(s):
// \sw3|Input|Mux36~0_combout  = ( \sw3|Input|Mux0~0_combout  & ( \sw2|Output|dataOutE [2] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port [2]) # (!\sw3|Input|port [0]))) # (\sw3|Input|port [1] & ((\sw3|Input|port [0]))) ) ) ) # ( !\sw3|Input|Mux0~0_combout  
// & ( \sw2|Output|dataOutE [2] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|DataFiFo [4] $ (\sw3|Input|port [0])))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|DataFiFo [4] & \sw3|Input|port [0]))))) ) ) ) # ( 
// \sw3|Input|Mux0~0_combout  & ( !\sw2|Output|dataOutE [2] & ( (!\sw3|Input|port [2] & !\sw3|Input|port [1]) ) ) ) # ( !\sw3|Input|Mux0~0_combout  & ( !\sw2|Output|dataOutE [2] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|DataFiFo [4] 
// & !\sw3|Input|port [0]))))) ) ) )

	.dataa(!\sw3|Input|DataFiFo [4]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|Mux0~0_combout ),
	.dataf(!\sw2|Output|dataOutE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux36~0 .extended_lut = "off";
defparam \sw3|Input|Mux36~0 .lut_mask = 64'h48C0C0C0F8E5F0CF;
defparam \sw3|Input|Mux36~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[2]~input (
	.i(dataInL30[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[2]~input_o ));
// synopsys translate_off
defparam \dataInL30[2]~input .bus_hold = "false";
defparam \dataInL30[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[2] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux36~0_combout ),
	.asdata(\dataInL30[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[2] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [2]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector4~0 (
// Equation(s):
// \sw3|Output|Selector4~0_combout  = ( \sw3|Output|step.10~q  & ( (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw3|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector4~0 .extended_lut = "off";
defparam \sw3|Output|Selector4~0 .lut_mask = 64'h0000040000000400;
defparam \sw3|Output|Selector4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|Outr[4] (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|Outr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|Outr[4] .is_wysiwyg = "true";
defparam \sw3|Output|Outr[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Equal0~1 (
// Equation(s):
// \sw3|Output|Equal0~1_combout  = (\sw3|Output|Equal0~0_combout  & (!\sw3|Output|Outr [4] $ (\Outw_L26~input_o )))

	.dataa(!\sw3|Output|Outr [4]),
	.datab(!\Outw_L26~input_o ),
	.datac(!\sw3|Output|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Equal0~1 .extended_lut = "off";
defparam \sw3|Output|Equal0~1 .lut_mask = 64'h0909090909090909;
defparam \sw3|Output|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector2~0 (
// Equation(s):
// \sw3|Output|Selector2~0_combout  = (!\sw3|Output|step.00~q  & (((\sw3|Output|step.01~q  & !\sw3|Output|Equal0~1_combout )) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\sw3|Output|step.00~q  & (\sw3|Output|step.01~q  & 
// (!\sw3|Output|Equal0~1_combout )))

	.dataa(!\sw3|Output|step.00~q ),
	.datab(!\sw3|Output|step.01~q ),
	.datac(!\sw3|Output|Equal0~1_combout ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector2~0 .extended_lut = "off";
defparam \sw3|Output|Selector2~0 .lut_mask = 64'h30BA30BA30BA30BA;
defparam \sw3|Output|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|step.01 (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|step.01 .is_wysiwyg = "true";
defparam \sw3|Output|step.01 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector3~0 (
// Equation(s):
// \sw3|Output|Selector3~0_combout  = (\sw3|Output|step.01~q  & \sw3|Output|Equal0~1_combout )

	.dataa(!\sw3|Output|step.01~q ),
	.datab(!\sw3|Output|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector3~0 .extended_lut = "off";
defparam \sw3|Output|Selector3~0 .lut_mask = 64'h1111111111111111;
defparam \sw3|Output|Selector3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|step.10 (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|step.10 .is_wysiwyg = "true";
defparam \sw3|Output|step.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector0~0 (
// Equation(s):
// \sw3|Output|Selector0~0_combout  = (!\sw3|Output|step.00~q  & (((\sw3|Output|rdreq~q ) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) # (\sw3|Output|step.00~q  & (\sw3|Output|step.10~q  & ((\sw3|Output|rdreq~q ))))

	.dataa(!\sw3|Output|step.10~q ),
	.datab(!\sw3|Output|step.00~q ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\sw3|Output|rdreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector0~0 .extended_lut = "off";
defparam \sw3|Output|Selector0~0 .lut_mask = 64'h0CDD0CDD0CDD0CDD;
defparam \sw3|Output|Selector0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|rdreq (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|rdreq .is_wysiwyg = "true";
defparam \sw3|Output|rdreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|wrreq~0 (
// Equation(s):
// \sw3|Input|wrreq~0_combout  = ( \sw3|Input|Mux1~2_combout  & ( \sw3|Input|wrreq~q  & ( !\sw3|Input|step~q  ) ) ) # ( !\sw3|Input|Mux1~2_combout  & ( \sw3|Input|wrreq~q  & ( !\sw3|Input|step~q  ) ) ) # ( \sw3|Input|Mux1~2_combout  & ( !\sw3|Input|wrreq~q  
// & ( (!\sw3|Input|step~q  & !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\sw3|Input|Mux1~2_combout  & ( !\sw3|Input|wrreq~q  & ( (!\sw3|Input|step~q  & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// ((\sw3|Input|Mux1~1_combout ) # (\sw3|Input|Mux1~0_combout )))) ) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|Mux1~0_combout ),
	.datac(!\sw3|Input|Mux1~1_combout ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\sw3|Input|Mux1~2_combout ),
	.dataf(!\sw3|Input|wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|wrreq~0 .extended_lut = "off";
defparam \sw3|Input|wrreq~0 .lut_mask = 64'h2A00AA00AAAAAAAA;
defparam \sw3|Input|wrreq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|wrreq (
	.clk(\clk~input_o ),
	.d(\sw3|Input|wrreq~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|wrreq .is_wysiwyg = "true";
defparam \sw3|Input|wrreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\sw3|Input|wrreq~q  $ (((!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\sw3|Output|rdreq~q ))))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw3|Output|rdreq~q )))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\sw3|Output|rdreq~q ),
	.datad(!\sw3|Input|wrreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h03A903A903A903A9;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0008000800080008;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) # ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h029B46DF029B46DF;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h2B6F094D2B6F094D;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h62FB62FB62FB62FB;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]) # (!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) # 
// (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & !\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )))) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1])))) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F090E080F090E08;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw3|Output|rdreq~q )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw3|Output|rdreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h1111111111111111;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0101010101010101;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h4444444C4444444C;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw3|Input|wrreq~q )

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw3|Input|wrreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h2222222222222222;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|always0~0 (
// Equation(s):
// \sw3|Input|always0~0_combout  = ( !\sw3|Input|port [0] & ( ((!\sw3|Input|port [2] & (!\sw3|Input|port [1] & (!\sw2|Output|Outr [2]))) # (\sw3|Input|port [2] & (((!\Inr_L31~input_o ))))) # (\sw3|Input|DataFiFo [4]) ) ) # ( \sw3|Input|port [0] & ( 
// ((!\sw3|Input|port [2] & (\sw3|Input|port [1] & (!\sw1|Output|Outr [1]))) # (\sw3|Input|port [2] & (((!\Inr_L31~input_o ))))) # (\sw3|Input|DataFiFo [4]) ) )

	.dataa(!\sw3|Input|port [1]),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw1|Output|Outr [1]),
	.datad(!\Inr_L31~input_o ),
	.datae(!\sw3|Input|port [0]),
	.dataf(!\sw3|Input|DataFiFo [4]),
	.datag(!\sw2|Output|Outr [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|always0~0 .extended_lut = "on";
defparam \sw3|Input|always0~0 .lut_mask = 64'hB3807340FFFFFFFF;
defparam \sw3|Input|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[3]~input (
	.i(dataInL30[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[3]~input_o ));
// synopsys translate_off
defparam \dataInL30[3]~input .bus_hold = "false";
defparam \dataInL30[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[3] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[3] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux35~0 (
// Equation(s):
// \sw3|Input|Mux35~0_combout  = ( \dataInL30[3]~input_o  & ( \sw2|Output|dataOutE [3] & ( (!\sw3|Input|port [2] & (\sw3|Input|port [1] & (!\sw3|Input|port [0] $ (!\sw3|Input|always0~0_combout )))) ) ) ) # ( !\dataInL30[3]~input_o  & ( \sw2|Output|dataOutE 
// [3] & ( (!\sw3|Input|port [2] & (\sw3|Input|port [1] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0])))) # (\sw3|Input|port [2] & ((!\sw3|Input|always0~0_combout ) # (!\sw3|Input|port [1] $ (!\sw3|Input|port [0])))) ) ) ) # ( 
// \dataInL30[3]~input_o  & ( !\sw2|Output|dataOutE [3] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1] & (!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout )) # (\sw3|Input|port [1] & (!\sw3|Input|port [0] $ (!\sw3|Input|always0~0_combout ))))) # 
// (\sw3|Input|port [2] & (\sw3|Input|always0~0_combout  & (!\sw3|Input|port [1] $ (\sw3|Input|port [0])))) ) ) ) # ( !\dataInL30[3]~input_o  & ( !\sw2|Output|dataOutE [3] & ( (!\sw3|Input|port [1] $ (((\sw3|Input|always0~0_combout ) # (\sw3|Input|port 
// [0])))) # (\sw3|Input|port [2]) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\dataInL30[3]~input_o ),
	.dataf(!\sw2|Output|dataOutE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux35~0 .extended_lut = "off";
defparam \sw3|Input|Mux35~0 .lut_mask = 64'hD777826157360220;
defparam \sw3|Input|Mux35~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[3] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[3] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|DataFiFo[3]~_wirecell (
// Equation(s):
// \sw3|Input|DataFiFo[3]~_wirecell_combout  = !\sw3|Input|DataFiFo [3]

	.dataa(!\sw3|Input|DataFiFo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|DataFiFo[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|DataFiFo[3]~_wirecell .extended_lut = "off";
defparam \sw3|Input|DataFiFo[3]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw3|Input|DataFiFo[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo[3]~_wirecell_combout }),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|Selector5~0 (
// Equation(s):
// \sw3|Output|Selector5~0_combout  = (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// \sw3|Output|step.10~q )))

	.dataa(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw3|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|Selector5~0 .extended_lut = "off";
defparam \sw3|Output|Selector5~0 .lut_mask = 64'h0010001000100010;
defparam \sw3|Output|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|Outr[3] (
	.clk(\clk~input_o ),
	.d(\sw3|Output|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|Outr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|Outr[3] .is_wysiwyg = "true";
defparam \sw3|Output|Outr[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|port~1 (
// Equation(s):
// \sw1|Input|port~1_combout  = ( \sw0|Output|Outr [2] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & (!\sw1|Input|port [2] & (!\sw1|Input|DataFiFo [4] $ (!\sw1|Input|port [0])))) # (\sw1|Input|port [1] & (!\sw1|Input|DataFiFo [4] $ (((!\sw1|Input|port 
// [0]))))) ) ) ) # ( !\sw0|Output|Outr [2] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & (!\sw1|Input|port [2] & ((!\sw1|Input|DataFiFo [4]) # (!\sw1|Input|port [0])))) # (\sw1|Input|port [1] & (!\sw1|Input|DataFiFo [4] $ (((!\sw1|Input|port [0]))))) 
// ) ) ) # ( \sw0|Output|Outr [2] & ( !\sw3|Output|Outr [3] & ( (!\sw1|Input|DataFiFo [4] & (\sw1|Input|port [1] & ((\sw1|Input|port [0])))) # (\sw1|Input|DataFiFo [4] & (!\sw1|Input|port [0] & ((!\sw1|Input|port [2]) # (\sw1|Input|port [1])))) ) ) ) # ( 
// !\sw0|Output|Outr [2] & ( !\sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & (((!\sw1|Input|port [2] & !\sw1|Input|port [0])))) # (\sw1|Input|port [1] & (!\sw1|Input|DataFiFo [4] $ (((!\sw1|Input|port [0]))))) ) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\sw1|Input|port [2]),
	.datad(!\sw1|Input|port [0]),
	.datae(!\sw0|Output|Outr [2]),
	.dataf(!\sw3|Output|Outr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|port~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|port~1 .extended_lut = "off";
defparam \sw1|Input|port~1 .lut_mask = 64'hD1225122D1A251A2;
defparam \sw1|Input|port~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Inw~2 (
// Equation(s):
// \sw1|Input|Inw~2_combout  = (!\sw1|Input|step~q  & (!\sw1|Input|port~0_combout  & (!\sw1|Input|port~1_combout  & !\sw1|Input|port~2_combout )))

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|port~1_combout ),
	.datad(!\sw1|Input|port~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Inw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Inw~2 .extended_lut = "off";
defparam \sw1|Input|Inw~2 .lut_mask = 64'h8000800080008000;
defparam \sw1|Input|Inw~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|Inw[0] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Inw~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|Inw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|Inw[0] .is_wysiwyg = "true";
defparam \sw1|Input|Inw[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Equal0~0 (
// Equation(s):
// \sw0|Output|Equal0~0_combout  = ( \sw0|Output|Outr [2] & ( \sw1|Input|Inw [0] & ( (\sw0|Output|Outr [3] & (\sw0|Output|Outr [0] & (!\sw0|Output|Outr [1] $ (\sw2|Input|Inw [3])))) ) ) ) # ( !\sw0|Output|Outr [2] & ( !\sw1|Input|Inw [0] & ( 
// (\sw0|Output|Outr [3] & (\sw0|Output|Outr [0] & (!\sw0|Output|Outr [1] $ (\sw2|Input|Inw [3])))) ) ) )

	.dataa(!\sw0|Output|Outr [3]),
	.datab(!\sw0|Output|Outr [0]),
	.datac(!\sw0|Output|Outr [1]),
	.datad(!\sw2|Input|Inw [3]),
	.datae(!\sw0|Output|Outr [2]),
	.dataf(!\sw1|Input|Inw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Equal0~0 .extended_lut = "off";
defparam \sw0|Output|Equal0~0 .lut_mask = 64'h1001000000001001;
defparam \sw0|Output|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector5~1 (
// Equation(s):
// \sw0|Output|Selector5~1_combout  = ( \sw0|Output|Equal0~0_combout  & ( (\sw0|Output|step.00~q  & ((!\sw0|Output|Outr [4] $ (\Outw_L~input_o )) # (\sw0|Output|step.10~q ))) ) ) # ( !\sw0|Output|Equal0~0_combout  & ( (\sw0|Output|step.10~q  & 
// \sw0|Output|step.00~q ) ) )

	.dataa(!\sw0|Output|Outr [4]),
	.datab(!\sw0|Output|step.10~q ),
	.datac(!\sw0|Output|step.00~q ),
	.datad(!\Outw_L~input_o ),
	.datae(!\sw0|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector5~1 .extended_lut = "off";
defparam \sw0|Output|Selector5~1 .lut_mask = 64'h03030B0703030B07;
defparam \sw0|Output|Selector5~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|Outr[2] (
	.clk(\clk~input_o ),
	.d(\sw0|Output|dataOutE[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|Outr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|Outr[2] .is_wysiwyg = "true";
defparam \sw0|Output|Outr[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux0~1 (
// Equation(s):
// \sw1|Input|Mux0~1_combout  = ( \sw1|Input|port [0] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & \sw1|Input|port [2]) ) ) ) # ( !\sw1|Input|port [0] & ( \sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & ((!\sw1|Input|port [2] & (!\sw0|Output|Outr 
// [2])) # (\sw1|Input|port [2] & ((!\Inr_L5~input_o ))))) ) ) ) # ( \sw1|Input|port [0] & ( !\sw3|Output|Outr [3] & ( !\sw1|Input|port [1] ) ) ) # ( !\sw1|Input|port [0] & ( !\sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & ((!\sw1|Input|port [2] & 
// (!\sw0|Output|Outr [2])) # (\sw1|Input|port [2] & ((!\Inr_L5~input_o ))))) ) ) )

	.dataa(!\sw0|Output|Outr [2]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\Inr_L5~input_o ),
	.datad(!\sw1|Input|port [2]),
	.datae(!\sw1|Input|port [0]),
	.dataf(!\sw3|Output|Outr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux0~1 .extended_lut = "off";
defparam \sw1|Input|Mux0~1 .lut_mask = 64'h88C0CCCC88C000CC;
defparam \sw1|Input|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|step~0 (
// Equation(s):
// \sw1|Input|step~0_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw1|Input|Mux1~1_combout  & ( (\sw1|Input|step~q  & !\sw1|Input|Mux0~1_combout ) ) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw1|Input|Mux1~1_combout  & ( (!\sw1|Input|step~q  & (((!\sw1|Input|port~0_combout  & !\sw1|Input|Mux1~0_combout )))) # (\sw1|Input|step~q  & (!\sw1|Input|Mux0~1_combout )) ) ) ) # ( \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\sw1|Input|Mux1~1_combout  & ( (\sw1|Input|step~q  & !\sw1|Input|Mux0~1_combout ) ) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw1|Input|Mux1~1_combout  & ( (!\sw1|Input|step~q ) # (!\sw1|Input|Mux0~1_combout ) ) ) )

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|Mux0~1_combout ),
	.datac(!\sw1|Input|port~0_combout ),
	.datad(!\sw1|Input|Mux1~0_combout ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw1|Input|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|step~0 .extended_lut = "off";
defparam \sw1|Input|step~0 .lut_mask = 64'hEEEE4444E4444444;
defparam \sw1|Input|step~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|step (
	.clk(\clk~input_o ),
	.d(\sw1|Input|step~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|step .is_wysiwyg = "true";
defparam \sw1|Input|step .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[4]~0 (
// Equation(s):
// \sw1|Input|DataFiFo[4]~0_combout  = (!\sw1|Input|step~q  & !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[4]~0 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[4]~0 .lut_mask = 64'h8888888888888888;
defparam \sw1|Input|DataFiFo[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|port[2] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|port~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|port[2] .is_wysiwyg = "true";
defparam \sw1|Input|port[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|port~2 (
// Equation(s):
// \sw1|Input|port~2_combout  = ( \sw3|Output|Outr [3] & ( (!\sw1|Input|DataFiFo [4] & (((\sw1|Input|port [2] & \sw1|Input|port [0])) # (\sw1|Input|port [1]))) # (\sw1|Input|DataFiFo [4] & (!\sw1|Input|port [1] $ (((!\sw1|Input|port [0]))))) ) ) # ( 
// !\sw3|Output|Outr [3] & ( (!\sw1|Input|port [1] & ((\sw1|Input|port [0]))) # (\sw1|Input|port [1] & ((!\sw1|Input|DataFiFo [4]) # (!\sw1|Input|port [0]))) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\sw1|Input|port [2]),
	.datad(!\sw1|Input|port [0]),
	.datae(!\sw3|Output|Outr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|port~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|port~2 .extended_lut = "off";
defparam \sw1|Input|port~2 .lut_mask = 64'h33EE336E33EE336E;
defparam \sw1|Input|port~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|port[1] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|port~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|port[1] .is_wysiwyg = "true";
defparam \sw1|Input|port[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|port~0 (
// Equation(s):
// \sw1|Input|port~0_combout  = ( \sw1|Input|port [0] & ( !\sw1|Input|port [2] $ (((!\sw1|Input|DataFiFo [4]) # (!\sw1|Input|port [1]))) ) ) # ( !\sw1|Input|port [0] & ( (\sw1|Input|port [2] & (((!\sw1|Input|DataFiFo [4] & \Inr_L5~input_o )) # 
// (\sw1|Input|port [1]))) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\Inr_L5~input_o ),
	.datad(!\sw1|Input|port [2]),
	.datae(!\sw1|Input|port [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|port~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|port~0 .extended_lut = "off";
defparam \sw1|Input|port~0 .lut_mask = 64'h003B11EE003B11EE;
defparam \sw1|Input|port~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[4]~1 (
// Equation(s):
// \sw1|Input|DataFiFo[4]~1_combout  = ( \sw1|Input|DataFiFo[4]~0_combout  & ( \sw1|Input|Mux1~1_combout  & ( (!\sw1|Input|port~0_combout  & ((!\sw1|Input|port~1_combout  & (\sw0|Output|Outr [2])) # (\sw1|Input|port~1_combout  & ((\sw3|Output|Outr [3]))))) ) 
// ) ) # ( \sw1|Input|DataFiFo[4]~0_combout  & ( !\sw1|Input|Mux1~1_combout  ) )

	.dataa(!\sw0|Output|Outr [2]),
	.datab(!\sw3|Output|Outr [3]),
	.datac(!\sw1|Input|port~0_combout ),
	.datad(!\sw1|Input|port~1_combout ),
	.datae(!\sw1|Input|DataFiFo[4]~0_combout ),
	.dataf(!\sw1|Input|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[4]~1 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[4]~1 .lut_mask = 64'h0000FFFF00005030;
defparam \sw1|Input|DataFiFo[4]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[4]~input (
	.i(dataInL4[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[4]~input_o ));
// synopsys translate_off
defparam \dataInL4[4]~input .bus_hold = "false";
defparam \dataInL4[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [4]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|dataOutN[4]~0 (
// Equation(s):
// \sw3|Output|dataOutN[4]~0_combout  = ( \sw3|Output|step.10~q  & ( (!\reset~input_o  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw3|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|dataOutN[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|dataOutN[4]~0 .extended_lut = "off";
defparam \sw3|Output|dataOutN[4]~0 .lut_mask = 64'h0000020000000200;
defparam \sw3|Output|dataOutN[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[4] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[4] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [4]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|dataOutE[4]~1 (
// Equation(s):
// \sw0|Output|dataOutE[4]~1_combout  = (!\reset~input_o  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw0|Output|step.10~q ))

	.dataa(!\reset~input_o ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw0|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|dataOutE[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|dataOutE[4]~1 .extended_lut = "off";
defparam \sw0|Output|dataOutE[4]~1 .lut_mask = 64'h0202020202020202;
defparam \sw0|Output|dataOutE[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[4] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[4] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[4]~2 (
// Equation(s):
// \sw1|Input|DataFiFo[4]~2_combout  = ( \sw3|Output|dataOutN [4] & ( \sw0|Output|dataOutE [4] & ( (!\sw1|Input|port~0_combout ) # ((!\sw1|Input|port~1_combout  & (!\sw1|Input|port~2_combout  & \dataInL4[4]~input_o ))) ) ) ) # ( !\sw3|Output|dataOutN [4] & ( 
// \sw0|Output|dataOutE [4] & ( (!\sw1|Input|port~2_combout  & (!\sw1|Input|port~1_combout  & ((!\sw1|Input|port~0_combout ) # (\dataInL4[4]~input_o )))) # (\sw1|Input|port~2_combout  & (!\sw1|Input|port~0_combout )) ) ) ) # ( \sw3|Output|dataOutN [4] & ( 
// !\sw0|Output|dataOutE [4] & ( (!\sw1|Input|port~0_combout  & (((\sw1|Input|port~2_combout )) # (\sw1|Input|port~1_combout ))) # (\sw1|Input|port~0_combout  & (!\sw1|Input|port~1_combout  & (!\sw1|Input|port~2_combout  & \dataInL4[4]~input_o ))) ) ) ) # ( 
// !\sw3|Output|dataOutN [4] & ( !\sw0|Output|dataOutE [4] & ( (!\sw1|Input|port~0_combout  & (((\sw1|Input|port~2_combout )))) # (\sw1|Input|port~0_combout  & (!\sw1|Input|port~1_combout  & (!\sw1|Input|port~2_combout  & \dataInL4[4]~input_o ))) ) ) )

	.dataa(!\sw1|Input|port~0_combout ),
	.datab(!\sw1|Input|port~1_combout ),
	.datac(!\sw1|Input|port~2_combout ),
	.datad(!\dataInL4[4]~input_o ),
	.datae(!\sw3|Output|dataOutN [4]),
	.dataf(!\sw0|Output|dataOutE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[4]~2 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[4]~2 .lut_mask = 64'h0A4A2A6A8ACAAAEA;
defparam \sw1|Input|DataFiFo[4]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[4]~3 (
// Equation(s):
// \sw1|Input|DataFiFo[4]~3_combout  = ( \sw1|Input|DataFiFo[4]~1_combout  & ( \sw1|Input|DataFiFo[4]~2_combout  ) ) # ( !\sw1|Input|DataFiFo[4]~1_combout  & ( \sw1|Input|DataFiFo[4]~2_combout  & ( \sw1|Input|DataFiFo [4] ) ) ) # ( 
// \sw1|Input|DataFiFo[4]~1_combout  & ( !\sw1|Input|DataFiFo[4]~2_combout  & ( (\sw1|Input|DataFiFo [4] & (((\sw1|Input|port~0_combout  & \sw1|Input|port~1_combout )) # (\sw1|Input|port~2_combout ))) ) ) ) # ( !\sw1|Input|DataFiFo[4]~1_combout  & ( 
// !\sw1|Input|DataFiFo[4]~2_combout  & ( \sw1|Input|DataFiFo [4] ) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|port~1_combout ),
	.datad(!\sw1|Input|port~2_combout ),
	.datae(!\sw1|Input|DataFiFo[4]~1_combout ),
	.dataf(!\sw1|Input|DataFiFo[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[4]~3 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[4]~3 .lut_mask = 64'h555501555555FFFF;
defparam \sw1|Input|DataFiFo[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[4] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|DataFiFo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[4] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[25]~4 (
// Equation(s):
// \sw1|Input|DataFiFo[25]~4_combout  = ( \sw1|Input|port [0] & ( \sw1|Input|Mux0~0_combout  & ( (!\sw1|Input|DataFiFo [4] & (\sw1|Input|port [1] & !\sw1|Input|port [2])) # (\sw1|Input|DataFiFo [4] & (!\sw1|Input|port [1] $ (\sw1|Input|port [2]))) ) ) ) # ( 
// !\sw1|Input|port [0] & ( \sw1|Input|Mux0~0_combout  & ( (!\sw1|Input|DataFiFo [4] & ((!\sw1|Input|port [2]) # ((!\sw1|Input|port [1] & !\Inr_L5~input_o )))) # (\sw1|Input|DataFiFo [4] & (!\sw1|Input|port [1] $ (((!\sw1|Input|port [2]))))) ) ) ) # ( 
// \sw1|Input|port [0] & ( !\sw1|Input|Mux0~0_combout  & ( !\sw1|Input|port [2] $ (((\sw1|Input|DataFiFo [4] & \sw1|Input|port [1]))) ) ) ) # ( !\sw1|Input|port [0] & ( !\sw1|Input|Mux0~0_combout  & ( (!\sw1|Input|port [1] & (\sw1|Input|port [2] & 
// ((!\Inr_L5~input_o ) # (\sw1|Input|DataFiFo [4])))) # (\sw1|Input|port [1] & (((!\sw1|Input|port [2])))) ) ) )

	.dataa(!\sw1|Input|DataFiFo [4]),
	.datab(!\sw1|Input|port [1]),
	.datac(!\Inr_L5~input_o ),
	.datad(!\sw1|Input|port [2]),
	.datae(!\sw1|Input|port [0]),
	.dataf(!\sw1|Input|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[25]~4 .extended_lut = "off";
defparam \sw1|Input|DataFiFo[25]~4 .lut_mask = 64'h33C4EE11BBC46611;
defparam \sw1|Input|DataFiFo[25]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[3] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[3] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[3]~input (
	.i(dataInL4[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[3]~input_o ));
// synopsys translate_off
defparam \dataInL4[3]~input .bus_hold = "false";
defparam \dataInL4[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux35~0 (
// Equation(s):
// \sw1|Input|Mux35~0_combout  = (!\sw1|Input|DataFiFo[25]~5_combout  & ((!\sw1|Input|DataFiFo[25]~4_combout  & ((!\dataInL4[3]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (!\sw0|Output|dataOutE [3]))))

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [3]),
	.datad(!\dataInL4[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux35~0 .extended_lut = "off";
defparam \sw1|Input|Mux35~0 .lut_mask = 64'hC840C840C840C840;
defparam \sw1|Input|Mux35~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[3] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[3] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[3]~_wirecell (
// Equation(s):
// \sw1|Input|DataFiFo[3]~_wirecell_combout  = !\sw1|Input|DataFiFo [3]

	.dataa(!\sw1|Input|DataFiFo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[3]~_wirecell .extended_lut = "off";
defparam \sw1|Input|DataFiFo[3]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw1|Input|DataFiFo[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo[3]~_wirecell_combout }),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector7~0 (
// Equation(s):
// \sw1|Output|Selector7~0_combout  = ( \sw1|Output|step.10~q  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw1|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector7~0 .extended_lut = "off";
defparam \sw1|Output|Selector7~0 .lut_mask = 64'h0000080000000800;
defparam \sw1|Output|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Outw_L1~input (
	.i(Outw_L1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Outw_L1~input_o ));
// synopsys translate_off
defparam \Outw_L1~input .bus_hold = "false";
defparam \Outw_L1~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector5~1 (
// Equation(s):
// \sw1|Output|Selector5~1_combout  = (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// \sw1|Output|step.10~q )))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw1|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector5~1 .extended_lut = "off";
defparam \sw1|Output|Selector5~1 .lut_mask = 64'h0010001000100010;
defparam \sw1|Output|Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector5~0 (
// Equation(s):
// \sw1|Output|Selector5~0_combout  = ( \sw1|Output|Equal0~0_combout  & ( (\sw1|Output|step.00~q  & ((!\sw1|Output|Outr [4] $ (\Outw_L1~input_o )) # (\sw1|Output|step.10~q ))) ) ) # ( !\sw1|Output|Equal0~0_combout  & ( (\sw1|Output|step.10~q  & 
// \sw1|Output|step.00~q ) ) )

	.dataa(!\sw1|Output|Outr [4]),
	.datab(!\sw1|Output|step.10~q ),
	.datac(!\sw1|Output|step.00~q ),
	.datad(!\Outw_L1~input_o ),
	.datae(!\sw1|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector5~0 .extended_lut = "off";
defparam \sw1|Output|Selector5~0 .lut_mask = 64'h03030B0703030B07;
defparam \sw1|Output|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|Outr[3] (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|Outr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|Outr[3] .is_wysiwyg = "true";
defparam \sw1|Output|Outr[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector6~0 (
// Equation(s):
// \sw1|Output|Selector6~0_combout  = (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw1|Output|step.10~q )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(!\sw1|Output|step.10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector6~0 .extended_lut = "off";
defparam \sw1|Output|Selector6~0 .lut_mask = 64'h1111111111111111;
defparam \sw1|Output|Selector6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|Outr[2] (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|Outr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|Outr[2] .is_wysiwyg = "true";
defparam \sw1|Output|Outr[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Inw~2 (
// Equation(s):
// \sw0|Input|Inw~2_combout  = ( !\sw0|Input|step~q  & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )))) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw0|Input|step~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Inw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Inw~2 .extended_lut = "off";
defparam \sw0|Input|Inw~2 .lut_mask = 64'h2008000020080000;
defparam \sw0|Input|Inw~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|Inw[2] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Inw~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|Inw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|Inw[2] .is_wysiwyg = "true";
defparam \sw0|Input|Inw[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Inw~2 (
// Equation(s):
// \sw3|Input|Inw~2_combout  = ( \sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (!\sw3|Input|port [2] & (\sw3|Input|port [1] & !\sw3|Input|port [0]))) ) ) # ( !\sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (!\sw3|Input|port [2] & 
// (\sw3|Input|port [1] & \sw3|Input|port [0]))) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Inw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Inw~2 .extended_lut = "off";
defparam \sw3|Input|Inw~2 .lut_mask = 64'h0008080000080800;
defparam \sw3|Input|Inw~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Inw~1 (
// Equation(s):
// \sw3|Input|Inw~1_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw3|Input|Mux1~2_combout  & ( (\sw3|Input|step~q  & \sw3|Input|Mux0~0_combout ) ) ) ) # ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw3|Input|Mux1~2_combout  & ( (!\sw3|Input|step~q ) # (\sw3|Input|Mux0~0_combout ) ) ) ) # ( \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw3|Input|Mux1~2_combout  & ( (\sw3|Input|step~q  & \sw3|Input|Mux0~0_combout ) ) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw3|Input|Mux1~2_combout  & ( (!\sw3|Input|step~q  & (((\sw3|Input|Mux1~1_combout ) # (\sw3|Input|Mux1~0_combout )))) # (\sw3|Input|step~q  & (\sw3|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|Mux0~0_combout ),
	.datac(!\sw3|Input|Mux1~0_combout ),
	.datad(!\sw3|Input|Mux1~1_combout ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw3|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Inw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Inw~1 .extended_lut = "off";
defparam \sw3|Input|Inw~1 .lut_mask = 64'h1BBB1111BBBB1111;
defparam \sw3|Input|Inw~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|Inw[3] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Inw~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|Inw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|Inw[3] .is_wysiwyg = "true";
defparam \sw3|Input|Inw[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Equal0~0 (
// Equation(s):
// \sw1|Output|Equal0~0_combout  = ( \sw1|Output|Outr [1] & ( \sw3|Input|Inw [3] & ( (\sw1|Output|Outr [3] & (\sw1|Output|Outr [2] & (!\sw1|Output|Outr [0] $ (\sw0|Input|Inw [2])))) ) ) ) # ( !\sw1|Output|Outr [1] & ( !\sw3|Input|Inw [3] & ( 
// (\sw1|Output|Outr [3] & (\sw1|Output|Outr [2] & (!\sw1|Output|Outr [0] $ (\sw0|Input|Inw [2])))) ) ) )

	.dataa(!\sw1|Output|Outr [0]),
	.datab(!\sw1|Output|Outr [3]),
	.datac(!\sw1|Output|Outr [2]),
	.datad(!\sw0|Input|Inw [2]),
	.datae(!\sw1|Output|Outr [1]),
	.dataf(!\sw3|Input|Inw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Equal0~0 .extended_lut = "off";
defparam \sw1|Output|Equal0~0 .lut_mask = 64'h0201000000000201;
defparam \sw1|Output|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Outr[1]~0 (
// Equation(s):
// \sw1|Output|Outr[1]~0_combout  = ( \sw1|Output|Equal0~0_combout  & ( (\sw1|Output|step.00~q  & ((!\sw1|Output|step.01~q ) # (!\sw1|Output|Outr [4] $ (\Outw_L1~input_o )))) ) ) # ( !\sw1|Output|Equal0~0_combout  & ( (\sw1|Output|step.00~q  & 
// !\sw1|Output|step.01~q ) ) )

	.dataa(!\sw1|Output|Outr [4]),
	.datab(!\sw1|Output|step.00~q ),
	.datac(!\sw1|Output|step.01~q ),
	.datad(!\Outw_L1~input_o ),
	.datae(!\sw1|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Outr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Outr[1]~0 .extended_lut = "off";
defparam \sw1|Output|Outr[1]~0 .lut_mask = 64'h3030323130303231;
defparam \sw1|Output|Outr[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|Outr[1] (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|Outr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|Outr[1] .is_wysiwyg = "true";
defparam \sw1|Output|Outr[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux0~0 (
// Equation(s):
// \sw3|Input|Mux0~0_combout  = ( \sw3|Input|port [1] & ( \sw3|Input|port [0] & ( (!\sw3|Input|port [2] & (!\sw1|Output|Outr [1])) # (\sw3|Input|port [2] & ((!\Inr_L31~input_o ))) ) ) ) # ( !\sw3|Input|port [1] & ( \sw3|Input|port [0] & ( (!\Inr_L31~input_o  
// & \sw3|Input|port [2]) ) ) ) # ( \sw3|Input|port [1] & ( !\sw3|Input|port [0] & ( (!\Inr_L31~input_o  & \sw3|Input|port [2]) ) ) ) # ( !\sw3|Input|port [1] & ( !\sw3|Input|port [0] & ( (!\sw3|Input|port [2] & (!\sw2|Output|Outr [2])) # (\sw3|Input|port 
// [2] & ((!\Inr_L31~input_o ))) ) ) )

	.dataa(!\sw1|Output|Outr [1]),
	.datab(!\sw2|Output|Outr [2]),
	.datac(!\Inr_L31~input_o ),
	.datad(!\sw3|Input|port [2]),
	.datae(!\sw3|Input|port [1]),
	.dataf(!\sw3|Input|port [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux0~0 .extended_lut = "off";
defparam \sw3|Input|Mux0~0 .lut_mask = 64'hCCF000F000F0AAF0;
defparam \sw3|Input|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|step~0 (
// Equation(s):
// \sw3|Input|step~0_combout  = ( \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \sw3|Input|Mux1~2_combout  & ( (\sw3|Input|step~q  & !\sw3|Input|Mux0~0_combout ) ) ) ) # ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \sw3|Input|Mux1~2_combout  & ( (!\sw3|Input|step~q ) # (!\sw3|Input|Mux0~0_combout ) ) ) ) # ( \sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw3|Input|Mux1~2_combout  & ( (\sw3|Input|step~q  & !\sw3|Input|Mux0~0_combout ) ) ) ) # ( 
// !\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\sw3|Input|Mux1~2_combout  & ( (!\sw3|Input|step~q  & (((\sw3|Input|Mux1~1_combout ) # (\sw3|Input|Mux1~0_combout )))) # (\sw3|Input|step~q  & (!\sw3|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|Mux0~0_combout ),
	.datac(!\sw3|Input|Mux1~0_combout ),
	.datad(!\sw3|Input|Mux1~1_combout ),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\sw3|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|step~0 .extended_lut = "off";
defparam \sw3|Input|step~0 .lut_mask = 64'h4EEE4444EEEE4444;
defparam \sw3|Input|step~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|step (
	.clk(\clk~input_o ),
	.d(\sw3|Input|step~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|step .is_wysiwyg = "true";
defparam \sw3|Input|step .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Inw~3 (
// Equation(s):
// \sw3|Input|Inw~3_combout  = ( \sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (\sw3|Input|port [0])))) ) ) # ( !\sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (!\sw3|Input|port [2] & 
// (!\sw3|Input|port [1] & !\sw3|Input|port [0]))) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Inw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Inw~3 .extended_lut = "off";
defparam \sw3|Input|Inw~3 .lut_mask = 64'h8000200280002002;
defparam \sw3|Input|Inw~3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|Inw[0] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Inw~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|Inw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|Inw[0] .is_wysiwyg = "true";
defparam \sw3|Input|Inw[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|always0~0 (
// Equation(s):
// \sw2|Input|always0~0_combout  = ( !\sw2|Input|port [0] & ( ((!\sw2|Input|port [2] & (\sw2|Input|port [1] & (!\sw3|Input|Inw [0]))) # (\sw2|Input|port [2] & (((!\Inr_L16~input_o ))))) # (\sw2|Input|DataFiFo [4]) ) ) # ( \sw2|Input|port [0] & ( 
// ((!\sw2|Input|port [2] & (\sw2|Input|port [1] & (!\sw0|Output|Outr [1]))) # (\sw2|Input|port [2] & (((!\Inr_L16~input_o ))))) # (\sw2|Input|DataFiFo [4]) ) )

	.dataa(!\sw2|Input|port [1]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw0|Output|Outr [1]),
	.datad(!\Inr_L16~input_o ),
	.datae(!\sw2|Input|port [0]),
	.dataf(!\sw2|Input|DataFiFo [4]),
	.datag(!\sw3|Input|Inw [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|always0~0 .extended_lut = "on";
defparam \sw2|Input|always0~0 .lut_mask = 64'h73407340FFFFFFFF;
defparam \sw2|Input|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[0]~input (
	.i(dataInL15[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[0]~input_o ));
// synopsys translate_off
defparam \dataInL15[0]~input .bus_hold = "false";
defparam \dataInL15[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|dataOutS[4]~0 (
// Equation(s):
// \sw0|Output|dataOutS[4]~0_combout  = ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw0|Output|step.10~q  & ( (!\reset~input_o  & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw0|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|dataOutS[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|dataOutS[4]~0 .extended_lut = "off";
defparam \sw0|Output|dataOutS[4]~0 .lut_mask = 64'h0000000000800000;
defparam \sw0|Output|dataOutS[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[0] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux38~0 (
// Equation(s):
// \sw2|Input|Mux38~0_combout  = ( \dataInL15[0]~input_o  & ( \sw0|Output|dataOutS [0] & ( (!\sw2|Input|port [2] & ((!\sw2|Input|port [0] & (\sw2|Input|port [1] & !\sw2|Input|always0~0_combout )) # (\sw2|Input|port [0] & (!\sw2|Input|port [1] & 
// \sw2|Input|always0~0_combout )))) ) ) ) # ( !\dataInL15[0]~input_o  & ( \sw0|Output|dataOutS [0] & ( (!\sw2|Input|always0~0_combout  & (((!\sw2|Input|port [0] & \sw2|Input|port [1])) # (\sw2|Input|port [2]))) # (\sw2|Input|always0~0_combout  & 
// (!\sw2|Input|port [0] $ (((!\sw2|Input|port [2]) # (!\sw2|Input|port [1]))))) ) ) ) # ( \dataInL15[0]~input_o  & ( !\sw0|Output|dataOutS [0] & ( (!\sw2|Input|port [2] & (!\sw2|Input|port [1] $ (((!\sw2|Input|port [0]) # (!\sw2|Input|always0~0_combout 
// ))))) ) ) ) # ( !\dataInL15[0]~input_o  & ( !\sw0|Output|dataOutS [0] & ( (!\sw2|Input|port [2] & (((\sw2|Input|port [0] & \sw2|Input|always0~0_combout )) # (\sw2|Input|port [1]))) # (\sw2|Input|port [2] & ((!\sw2|Input|always0~0_combout ) # 
// (!\sw2|Input|port [0] $ (!\sw2|Input|port [1])))) ) ) )

	.dataa(!\sw2|Input|port [2]),
	.datab(!\sw2|Input|port [0]),
	.datac(!\sw2|Input|port [1]),
	.datad(!\sw2|Input|always0~0_combout ),
	.datae(!\dataInL15[0]~input_o ),
	.dataf(!\sw0|Output|dataOutS [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux38~0 .extended_lut = "off";
defparam \sw2|Input|Mux38~0 .lut_mask = 64'h5F3E0A285D360820;
defparam \sw2|Input|Mux38~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[0] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[0] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[0]~_wirecell (
// Equation(s):
// \sw2|Input|DataFiFo[0]~_wirecell_combout  = !\sw2|Input|DataFiFo [0]

	.dataa(!\sw2|Input|DataFiFo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[0]~_wirecell .extended_lut = "off";
defparam \sw2|Input|DataFiFo[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw2|Input|DataFiFo[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo[0]~_wirecell_combout }),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|dataOutN[4]~0 (
// Equation(s):
// \sw2|Output|dataOutN[4]~0_combout  = ( \sw2|Output|step.10~q  & ( (!\reset~input_o  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw2|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|dataOutN[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|dataOutN[4]~0 .extended_lut = "off";
defparam \sw2|Output|dataOutN[4]~0 .lut_mask = 64'h0000020000000200;
defparam \sw2|Output|dataOutN[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[0] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux38~0 (
// Equation(s):
// \sw0|Input|Mux38~0_combout  = ( \dataInL[0]~input_o  & ( \sw2|Output|dataOutN [0] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] & 
// !\sw0|Input|always0~0_combout )))) ) ) ) # ( !\dataInL[0]~input_o  & ( \sw2|Output|dataOutN [0] & ( (!\sw0|Input|always0~0_combout  & (((\sw0|Input|port [1] & !\sw0|Input|port [0])) # (\sw0|Input|port [2]))) # (\sw0|Input|always0~0_combout  & 
// (!\sw0|Input|port [0] $ (((!\sw0|Input|port [2]) # (!\sw0|Input|port [1]))))) ) ) ) # ( \dataInL[0]~input_o  & ( !\sw2|Output|dataOutN [0] & ( (!\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (((!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout ))))) ) 
// ) ) # ( !\dataInL[0]~input_o  & ( !\sw2|Output|dataOutN [0] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (\sw0|Input|always0~0_combout 
// ))))) # (\sw0|Input|port [2] & ((!\sw0|Input|always0~0_combout ) # (!\sw0|Input|port [1] $ (!\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\dataInL[0]~input_o ),
	.dataf(!\sw2|Output|dataOutN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux38~0 .extended_lut = "off";
defparam \sw0|Input|Mux38~0 .lut_mask = 64'h7D9E2888751E2008;
defparam \sw0|Input|Mux38~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[0] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[0] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[0]~_wirecell (
// Equation(s):
// \sw0|Input|DataFiFo[0]~_wirecell_combout  = !\sw0|Input|DataFiFo [0]

	.dataa(!\sw0|Input|DataFiFo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[0]~_wirecell .extended_lut = "off";
defparam \sw0|Input|DataFiFo[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw0|Input|DataFiFo[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo[0]~_wirecell_combout }),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector7~0 (
// Equation(s):
// \sw0|Output|Selector7~0_combout  = ( \sw0|Output|step.10~q  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw0|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector7~0 .extended_lut = "off";
defparam \sw0|Output|Selector7~0 .lut_mask = 64'h0000080000000800;
defparam \sw0|Output|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Outr[1]~0 (
// Equation(s):
// \sw0|Output|Outr[1]~0_combout  = ( \sw0|Output|Equal0~0_combout  & ( (\sw0|Output|step.00~q  & ((!\sw0|Output|step.01~q ) # (!\sw0|Output|Outr [4] $ (\Outw_L~input_o )))) ) ) # ( !\sw0|Output|Equal0~0_combout  & ( (\sw0|Output|step.00~q  & 
// !\sw0|Output|step.01~q ) ) )

	.dataa(!\sw0|Output|Outr [4]),
	.datab(!\sw0|Output|step.00~q ),
	.datac(!\sw0|Output|step.01~q ),
	.datad(!\Outw_L~input_o ),
	.datae(!\sw0|Output|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Outr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Outr[1]~0 .extended_lut = "off";
defparam \sw0|Output|Outr[1]~0 .lut_mask = 64'h3030323130303231;
defparam \sw0|Output|Outr[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|Outr[1] (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|Outr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|Outr[1] .is_wysiwyg = "true";
defparam \sw0|Output|Outr[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux0~0 (
// Equation(s):
// \sw2|Input|Mux0~0_combout  = ( \sw3|Input|Inw [0] & ( \sw2|Input|port [1] & ( (!\sw2|Input|port [2] & (!\sw0|Output|Outr [1] & ((\sw2|Input|port [0])))) # (\sw2|Input|port [2] & (((!\Inr_L16~input_o )))) ) ) ) # ( !\sw3|Input|Inw [0] & ( \sw2|Input|port 
// [1] & ( (!\sw2|Input|port [2] & ((!\sw0|Output|Outr [1]) # ((!\sw2|Input|port [0])))) # (\sw2|Input|port [2] & (((!\Inr_L16~input_o )))) ) ) ) # ( \sw3|Input|Inw [0] & ( !\sw2|Input|port [1] & ( (!\Inr_L16~input_o  & \sw2|Input|port [2]) ) ) ) # ( 
// !\sw3|Input|Inw [0] & ( !\sw2|Input|port [1] & ( (!\Inr_L16~input_o  & \sw2|Input|port [2]) ) ) )

	.dataa(!\sw0|Output|Outr [1]),
	.datab(!\Inr_L16~input_o ),
	.datac(!\sw2|Input|port [2]),
	.datad(!\sw2|Input|port [0]),
	.datae(!\sw3|Input|Inw [0]),
	.dataf(!\sw2|Input|port [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux0~0 .extended_lut = "off";
defparam \sw2|Input|Mux0~0 .lut_mask = 64'h0C0C0C0CFCAC0CAC;
defparam \sw2|Input|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|step~0 (
// Equation(s):
// \sw2|Input|step~0_combout  = ( \sw2|Input|Mux1~1_combout  & ( \sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (!\sw2|Input|Mux0~0_combout )) ) ) ) # ( 
// !\sw2|Input|Mux1~1_combout  & ( \sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & (((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw2|Input|Mux1~0_combout )))) # (\sw2|Input|step~q  & (!\sw2|Input|Mux0~0_combout )) ) ) ) # ( 
// \sw2|Input|Mux1~1_combout  & ( !\sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (!\sw2|Input|Mux0~0_combout )) ) ) ) # ( !\sw2|Input|Mux1~1_combout  & ( 
// !\sw2|Input|Mux1~2_combout  & ( (!\sw2|Input|step~q  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\sw2|Input|step~q  & (!\sw2|Input|Mux0~0_combout )) ) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|Input|Mux0~0_combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\sw2|Input|Mux1~0_combout ),
	.datae(!\sw2|Input|Mux1~1_combout ),
	.dataf(!\sw2|Input|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|step~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|step~0 .extended_lut = "off";
defparam \sw2|Input|step~0 .lut_mask = 64'hE4E4E4E444E4E4E4;
defparam \sw2|Input|step~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|step (
	.clk(\clk~input_o ),
	.d(\sw2|Input|step~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|step .is_wysiwyg = "true";
defparam \sw2|Input|step .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[4]~0 (
// Equation(s):
// \sw2|Input|DataFiFo[4]~0_combout  = (!\sw2|Input|step~q  & !\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[4]~0 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[4]~0 .lut_mask = 64'h8888888888888888;
defparam \sw2|Input|DataFiFo[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[4]~1 (
// Equation(s):
// \sw2|Input|DataFiFo[4]~1_combout  = (\sw2|Input|DataFiFo[4]~0_combout  & (((!\sw2|Input|Mux1~2_combout ) # (\sw2|Input|Mux1~1_combout )) # (\sw2|Input|Mux1~0_combout )))

	.dataa(!\sw2|Input|DataFiFo[4]~0_combout ),
	.datab(!\sw2|Input|Mux1~0_combout ),
	.datac(!\sw2|Input|Mux1~1_combout ),
	.datad(!\sw2|Input|Mux1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[4]~1 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[4]~1 .lut_mask = 64'h5515551555155515;
defparam \sw2|Input|DataFiFo[4]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[4]~input (
	.i(dataInL15[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[4]~input_o ));
// synopsys translate_off
defparam \dataInL15[4]~input .bus_hold = "false";
defparam \dataInL15[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|dataOutW[4]~0 (
// Equation(s):
// \sw3|Output|dataOutW[4]~0_combout  = (!\reset~input_o  & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw3|Output|step.10~q )))

	.dataa(!\reset~input_o ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw3|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|dataOutW[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|dataOutW[4]~0 .extended_lut = "off";
defparam \sw3|Output|dataOutW[4]~0 .lut_mask = 64'h0080008000800080;
defparam \sw3|Output|dataOutW[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[4] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[4] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[4] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[4] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[4] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[4]~4 (
// Equation(s):
// \sw2|Input|DataFiFo[4]~4_combout  = ( \sw3|Output|dataOutW [4] & ( \sw0|Output|dataOutS [4] & ( (!\sw2|Input|port~0_combout ) # ((!\sw2|Input|port~2_combout  & (!\sw2|Input|port~1_combout  & \dataInL15[4]~input_o ))) ) ) ) # ( !\sw3|Output|dataOutW [4] & 
// ( \sw0|Output|dataOutS [4] & ( (!\sw2|Input|port~1_combout  & (!\sw2|Input|port~2_combout  & ((!\sw2|Input|port~0_combout ) # (\dataInL15[4]~input_o )))) # (\sw2|Input|port~1_combout  & (((!\sw2|Input|port~0_combout )))) ) ) ) # ( \sw3|Output|dataOutW [4] 
// & ( !\sw0|Output|dataOutS [4] & ( (!\sw2|Input|port~2_combout  & ((!\sw2|Input|port~0_combout ) # ((!\sw2|Input|port~1_combout  & \dataInL15[4]~input_o )))) # (\sw2|Input|port~2_combout  & (!\sw2|Input|port~0_combout  & (!\sw2|Input|port~1_combout ))) ) ) 
// ) # ( !\sw3|Output|dataOutW [4] & ( !\sw0|Output|dataOutS [4] & ( (!\sw2|Input|port~2_combout  & ((!\sw2|Input|port~0_combout ) # ((!\sw2|Input|port~1_combout  & \dataInL15[4]~input_o )))) ) ) )

	.dataa(!\sw2|Input|port~2_combout ),
	.datab(!\sw2|Input|port~0_combout ),
	.datac(!\sw2|Input|port~1_combout ),
	.datad(!\dataInL15[4]~input_o ),
	.datae(!\sw3|Output|dataOutW [4]),
	.dataf(!\sw0|Output|dataOutS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[4]~4 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[4]~4 .lut_mask = 64'h88A8C8E88CACCCEC;
defparam \sw2|Input|DataFiFo[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[4]~5 (
// Equation(s):
// \sw2|Input|DataFiFo[4]~5_combout  = (!\sw2|Input|DataFiFo [4] & (\sw2|Input|DataFiFo[4]~1_combout  & ((\sw2|Input|DataFiFo[4]~4_combout )))) # (\sw2|Input|DataFiFo [4] & ((!\sw2|Input|DataFiFo[2]~3_combout ) # ((\sw2|Input|DataFiFo[4]~1_combout  & 
// \sw2|Input|DataFiFo[4]~4_combout ))))

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|DataFiFo[4]~1_combout ),
	.datac(!\sw2|Input|DataFiFo[2]~3_combout ),
	.datad(!\sw2|Input|DataFiFo[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[4]~5 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[4]~5 .lut_mask = 64'h5073507350735073;
defparam \sw2|Input|DataFiFo[4]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[4] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|DataFiFo[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[4] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|port~0 (
// Equation(s):
// \sw2|Input|port~0_combout  = ( \sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|port [2] & (\sw2|Input|port [0] & \sw2|Input|port [1])) # (\sw2|Input|port [2] & (!\sw2|Input|port [0] $ (!\sw2|Input|port [1]))) ) ) # ( !\sw2|Input|Mux0~0_combout  & ( 
// (!\sw2|Input|DataFiFo [4] & (\sw2|Input|port [2])) # (\sw2|Input|DataFiFo [4] & ((!\sw2|Input|port [2] & (\sw2|Input|port [0] & \sw2|Input|port [1])) # (\sw2|Input|port [2] & (!\sw2|Input|port [0] $ (!\sw2|Input|port [1]))))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|port~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|port~0 .extended_lut = "off";
defparam \sw2|Input|port~0 .lut_mask = 64'h2336033C2336033C;
defparam \sw2|Input|port~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|port[2] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|port~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|port[2] .is_wysiwyg = "true";
defparam \sw2|Input|port[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[2]~input (
	.i(dataInL15[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[2]~input_o ));
// synopsys translate_off
defparam \dataInL15[2]~input .bus_hold = "false";
defparam \dataInL15[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[2] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux36~0 (
// Equation(s):
// \sw2|Input|Mux36~0_combout  = ( \dataInL15[2]~input_o  & ( \sw3|Output|dataOutW [2] & ( ((!\sw2|Input|port [1]) # (!\sw2|Input|port [0] $ (\sw2|Input|always0~0_combout ))) # (\sw2|Input|port [2]) ) ) ) # ( !\dataInL15[2]~input_o  & ( \sw3|Output|dataOutW 
// [2] & ( (!\sw2|Input|port [2] & ((!\sw2|Input|port [1]) # ((!\sw2|Input|port [0] & !\sw2|Input|always0~0_combout )))) # (\sw2|Input|port [2] & (\sw2|Input|always0~0_combout  & (!\sw2|Input|port [0] $ (\sw2|Input|port [1])))) ) ) ) # ( 
// \dataInL15[2]~input_o  & ( !\sw3|Output|dataOutW [2] & ( (!\sw2|Input|port [1] $ (((\sw2|Input|port [0] & \sw2|Input|always0~0_combout )))) # (\sw2|Input|port [2]) ) ) ) # ( !\dataInL15[2]~input_o  & ( !\sw3|Output|dataOutW [2] & ( (!\sw2|Input|port [2] & 
// (!\sw2|Input|port [1] & ((!\sw2|Input|port [0]) # (!\sw2|Input|always0~0_combout )))) # (\sw2|Input|port [2] & (\sw2|Input|always0~0_combout  & (!\sw2|Input|port [0] $ (\sw2|Input|port [1])))) ) ) )

	.dataa(!\sw2|Input|port [2]),
	.datab(!\sw2|Input|port [0]),
	.datac(!\sw2|Input|port [1]),
	.datad(!\sw2|Input|always0~0_combout ),
	.datae(!\dataInL15[2]~input_o ),
	.dataf(!\sw3|Output|dataOutW [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux36~0 .extended_lut = "off";
defparam \sw2|Input|Mux36~0 .lut_mask = 64'hA0C1F5D7A8E1FDF7;
defparam \sw2|Input|Mux36~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[2] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[2] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [2]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector4~0 (
// Equation(s):
// \sw2|Output|Selector4~0_combout  = ( \sw2|Output|step.10~q  & ( (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw2|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector4~0 .extended_lut = "off";
defparam \sw2|Output|Selector4~0 .lut_mask = 64'h0000040000000400;
defparam \sw2|Output|Selector4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|Outr[4] (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|Outr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|Outr[4] .is_wysiwyg = "true";
defparam \sw2|Output|Outr[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Equal0~1 (
// Equation(s):
// \sw2|Output|Equal0~1_combout  = (\sw2|Output|Equal0~0_combout  & (!\sw2|Output|Outr [4] $ (\Outw_L13~input_o )))

	.dataa(!\sw2|Output|Outr [4]),
	.datab(!\Outw_L13~input_o ),
	.datac(!\sw2|Output|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Equal0~1 .extended_lut = "off";
defparam \sw2|Output|Equal0~1 .lut_mask = 64'h0909090909090909;
defparam \sw2|Output|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector2~0 (
// Equation(s):
// \sw2|Output|Selector2~0_combout  = (!\sw2|Output|step.00~q  & (((\sw2|Output|step.01~q  & !\sw2|Output|Equal0~1_combout )) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\sw2|Output|step.00~q  & (\sw2|Output|step.01~q  & 
// (!\sw2|Output|Equal0~1_combout )))

	.dataa(!\sw2|Output|step.00~q ),
	.datab(!\sw2|Output|step.01~q ),
	.datac(!\sw2|Output|Equal0~1_combout ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector2~0 .extended_lut = "off";
defparam \sw2|Output|Selector2~0 .lut_mask = 64'h30BA30BA30BA30BA;
defparam \sw2|Output|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|step.01 (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|step.01 .is_wysiwyg = "true";
defparam \sw2|Output|step.01 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector3~0 (
// Equation(s):
// \sw2|Output|Selector3~0_combout  = (\sw2|Output|step.01~q  & \sw2|Output|Equal0~1_combout )

	.dataa(!\sw2|Output|step.01~q ),
	.datab(!\sw2|Output|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector3~0 .extended_lut = "off";
defparam \sw2|Output|Selector3~0 .lut_mask = 64'h1111111111111111;
defparam \sw2|Output|Selector3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|step.10 (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|step.10 .is_wysiwyg = "true";
defparam \sw2|Output|step.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector0~0 (
// Equation(s):
// \sw2|Output|Selector0~0_combout  = (!\sw2|Output|step.00~q  & (((\sw2|Output|rdreq~q ) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) # (\sw2|Output|step.00~q  & (\sw2|Output|step.10~q  & ((\sw2|Output|rdreq~q ))))

	.dataa(!\sw2|Output|step.10~q ),
	.datab(!\sw2|Output|step.00~q ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\sw2|Output|rdreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector0~0 .extended_lut = "off";
defparam \sw2|Output|Selector0~0 .lut_mask = 64'h0CDD0CDD0CDD0CDD;
defparam \sw2|Output|Selector0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|rdreq (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|rdreq .is_wysiwyg = "true";
defparam \sw2|Output|rdreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|wrreq~0 (
// Equation(s):
// \sw2|Input|wrreq~0_combout  = ( \sw2|Input|Mux1~2_combout  & ( \sw2|Input|wrreq~q  & ( !\sw2|Input|step~q  ) ) ) # ( !\sw2|Input|Mux1~2_combout  & ( \sw2|Input|wrreq~q  & ( !\sw2|Input|step~q  ) ) ) # ( \sw2|Input|Mux1~2_combout  & ( !\sw2|Input|wrreq~q  
// & ( (!\sw2|Input|step~q  & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\sw2|Input|Mux1~1_combout ) # (\sw2|Input|Mux1~0_combout )))) ) ) ) # ( !\sw2|Input|Mux1~2_combout  & ( !\sw2|Input|wrreq~q  & ( (!\sw2|Input|step~q  & 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\sw2|Input|Mux1~0_combout ),
	.datad(!\sw2|Input|Mux1~1_combout ),
	.datae(!\sw2|Input|Mux1~2_combout ),
	.dataf(!\sw2|Input|wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|wrreq~0 .extended_lut = "off";
defparam \sw2|Input|wrreq~0 .lut_mask = 64'h88880888AAAAAAAA;
defparam \sw2|Input|wrreq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|wrreq (
	.clk(\clk~input_o ),
	.d(\sw2|Input|wrreq~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|wrreq .is_wysiwyg = "true";
defparam \sw2|Input|wrreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\sw2|Input|wrreq~q  $ (((!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\sw2|Output|rdreq~q ))))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw2|Output|rdreq~q )))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\sw2|Output|rdreq~q ),
	.datad(!\sw2|Input|wrreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h03A903A903A903A9;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0008000800080008;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) # ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h029B46DF029B46DF;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h2B6F094D2B6F094D;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h62FB62FB62FB62FB;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]) # (!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) # 
// (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & !\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )))) ) ) # ( 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1])))) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F090E080F090E08;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw2|Output|rdreq~q )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw2|Output|rdreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h1111111111111111;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0101010101010101;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h4444444C4444444C;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw2|Input|wrreq~q )

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw2|Input|wrreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h2222222222222222;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[3]~input (
	.i(dataInL15[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[3]~input_o ));
// synopsys translate_off
defparam \dataInL15[3]~input .bus_hold = "false";
defparam \dataInL15[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[3] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[3] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux35~0 (
// Equation(s):
// \sw2|Input|Mux35~0_combout  = ( \dataInL15[3]~input_o  & ( \sw3|Output|dataOutW [3] & ( (!\sw2|Input|port [2] & (\sw2|Input|port [1] & (!\sw2|Input|port [0] $ (!\sw2|Input|always0~0_combout )))) ) ) ) # ( !\dataInL15[3]~input_o  & ( \sw3|Output|dataOutW 
// [3] & ( (!\sw2|Input|port [2] & (\sw2|Input|port [1] & ((\sw2|Input|always0~0_combout ) # (\sw2|Input|port [0])))) # (\sw2|Input|port [2] & ((!\sw2|Input|always0~0_combout ) # (!\sw2|Input|port [0] $ (!\sw2|Input|port [1])))) ) ) ) # ( 
// \dataInL15[3]~input_o  & ( !\sw3|Output|dataOutW [3] & ( (!\sw2|Input|port [2] & (!\sw2|Input|port [1] $ (((!\sw2|Input|port [0]) # (!\sw2|Input|always0~0_combout ))))) ) ) ) # ( !\dataInL15[3]~input_o  & ( !\sw3|Output|dataOutW [3] & ( (!\sw2|Input|port 
// [2] & (((\sw2|Input|port [0] & \sw2|Input|always0~0_combout )) # (\sw2|Input|port [1]))) # (\sw2|Input|port [2] & ((!\sw2|Input|always0~0_combout ) # (!\sw2|Input|port [0] $ (!\sw2|Input|port [1])))) ) ) )

	.dataa(!\sw2|Input|port [2]),
	.datab(!\sw2|Input|port [0]),
	.datac(!\sw2|Input|port [1]),
	.datad(!\sw2|Input|always0~0_combout ),
	.datae(!\dataInL15[3]~input_o ),
	.dataf(!\sw3|Output|dataOutW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux35~0 .extended_lut = "off";
defparam \sw2|Input|Mux35~0 .lut_mask = 64'h5F3E0A28571E0208;
defparam \sw2|Input|Mux35~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[3] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[3] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[3]~_wirecell (
// Equation(s):
// \sw2|Input|DataFiFo[3]~_wirecell_combout  = !\sw2|Input|DataFiFo [3]

	.dataa(!\sw2|Input|DataFiFo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[3]~_wirecell .extended_lut = "off";
defparam \sw2|Input|DataFiFo[3]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw2|Input|DataFiFo[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo[3]~_wirecell_combout }),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|Selector5~0 (
// Equation(s):
// \sw2|Output|Selector5~0_combout  = (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// \sw2|Output|step.10~q )))

	.dataa(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw2|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|Selector5~0 .extended_lut = "off";
defparam \sw2|Output|Selector5~0 .lut_mask = 64'h0010001000100010;
defparam \sw2|Output|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|Outr[3] (
	.clk(\clk~input_o ),
	.d(\sw2|Output|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|Selector5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|Outr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|Outr[3] .is_wysiwyg = "true";
defparam \sw2|Output|Outr[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|always0~0 (
// Equation(s):
// \sw0|Input|always0~0_combout  = ( !\sw0|Input|port [0] & ( ((!\sw0|Input|port [2] & (\sw0|Input|port [1] & (!\sw1|Output|Outr [0]))) # (\sw0|Input|port [2] & (((!\Inr_L~input_o ))))) # (\sw0|Input|DataFiFo [4]) ) ) # ( \sw0|Input|port [0] & ( 
// ((!\sw0|Input|port [2] & (!\sw0|Input|port [1] & (!\sw2|Output|Outr [3]))) # (\sw0|Input|port [2] & (((!\Inr_L~input_o ))))) # (\sw0|Input|DataFiFo [4]) ) )

	.dataa(!\sw0|Input|port [1]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw2|Output|Outr [3]),
	.datad(!\Inr_L~input_o ),
	.datae(!\sw0|Input|port [0]),
	.dataf(!\sw0|Input|DataFiFo [4]),
	.datag(!\sw1|Output|Outr [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|always0~0 .extended_lut = "on";
defparam \sw0|Input|always0~0 .lut_mask = 64'h7340B380FFFFFFFF;
defparam \sw0|Input|always0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|dataOutW[4]~0 (
// Equation(s):
// \sw1|Output|dataOutW[4]~0_combout  = (!\reset~input_o  & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw1|Output|step.10~q )))

	.dataa(!\reset~input_o ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\sw1|Output|step.10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|dataOutW[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|dataOutW[4]~0 .extended_lut = "off";
defparam \sw1|Output|dataOutW[4]~0 .lut_mask = 64'h0080008000800080;
defparam \sw1|Output|dataOutW[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[3] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[3] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[3]~input (
	.i(dataInL[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[3]~input_o ));
// synopsys translate_off
defparam \dataInL[3]~input .bus_hold = "false";
defparam \dataInL[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux35~0 (
// Equation(s):
// \sw0|Input|Mux35~0_combout  = ( !\sw1|Output|dataOutW [3] & ( \dataInL[3]~input_o  & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] & 
// !\sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [3] & ( !\dataInL[3]~input_o  & ( (!\sw0|Input|port [2] & (\sw0|Input|port [1] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout ))) # (\sw0|Input|port [2] & 
// ((!\sw0|Input|always0~0_combout ) # (!\sw0|Input|port [1] $ (!\sw0|Input|port [0])))) ) ) ) # ( !\sw1|Output|dataOutW [3] & ( !\dataInL[3]~input_o  & ( (!\sw0|Input|always0~0_combout  & (((\sw0|Input|port [1] & !\sw0|Input|port [0])) # (\sw0|Input|port 
// [2]))) # (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [0] $ (((!\sw0|Input|port [2]) # (!\sw0|Input|port [1]))))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [3]),
	.dataf(!\dataInL[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux35~0 .extended_lut = "off";
defparam \sw0|Input|Mux35~0 .lut_mask = 64'h751E551620080000;
defparam \sw0|Input|Mux35~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[3] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[3] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[3]~_wirecell (
// Equation(s):
// \sw0|Input|DataFiFo[3]~_wirecell_combout  = !\sw0|Input|DataFiFo [3]

	.dataa(!\sw0|Input|DataFiFo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[3]~_wirecell .extended_lut = "off";
defparam \sw0|Input|DataFiFo[3]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw0|Input|DataFiFo[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo[3]~_wirecell_combout }),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector4~0 (
// Equation(s):
// \sw0|Output|Selector4~0_combout  = ( \sw0|Output|step.10~q  & ( (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw0|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector4~0 .extended_lut = "off";
defparam \sw0|Output|Selector4~0 .lut_mask = 64'h0000040000000400;
defparam \sw0|Output|Selector4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|Outr[4] (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|Outr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|Outr[4] .is_wysiwyg = "true";
defparam \sw0|Output|Outr[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Equal0~1 (
// Equation(s):
// \sw0|Output|Equal0~1_combout  = (\sw0|Output|Equal0~0_combout  & (!\sw0|Output|Outr [4] $ (\Outw_L~input_o )))

	.dataa(!\sw0|Output|Outr [4]),
	.datab(!\Outw_L~input_o ),
	.datac(!\sw0|Output|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Equal0~1 .extended_lut = "off";
defparam \sw0|Output|Equal0~1 .lut_mask = 64'h0909090909090909;
defparam \sw0|Output|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector2~0 (
// Equation(s):
// \sw0|Output|Selector2~0_combout  = (!\sw0|Output|step.00~q  & (((\sw0|Output|step.01~q  & !\sw0|Output|Equal0~1_combout )) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\sw0|Output|step.00~q  & (\sw0|Output|step.01~q  & 
// (!\sw0|Output|Equal0~1_combout )))

	.dataa(!\sw0|Output|step.00~q ),
	.datab(!\sw0|Output|step.01~q ),
	.datac(!\sw0|Output|Equal0~1_combout ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector2~0 .extended_lut = "off";
defparam \sw0|Output|Selector2~0 .lut_mask = 64'h30BA30BA30BA30BA;
defparam \sw0|Output|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|step.01 (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|step.01 .is_wysiwyg = "true";
defparam \sw0|Output|step.01 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector3~0 (
// Equation(s):
// \sw0|Output|Selector3~0_combout  = (\sw0|Output|step.01~q  & \sw0|Output|Equal0~1_combout )

	.dataa(!\sw0|Output|step.01~q ),
	.datab(!\sw0|Output|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector3~0 .extended_lut = "off";
defparam \sw0|Output|Selector3~0 .lut_mask = 64'h1111111111111111;
defparam \sw0|Output|Selector3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|step.10 (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|step.10 .is_wysiwyg = "true";
defparam \sw0|Output|step.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|Selector0~0 (
// Equation(s):
// \sw0|Output|Selector0~0_combout  = (!\sw0|Output|step.00~q  & (((\sw0|Output|rdreq~q ) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) # (\sw0|Output|step.00~q  & (\sw0|Output|step.10~q  & ((\sw0|Output|rdreq~q ))))

	.dataa(!\sw0|Output|step.10~q ),
	.datab(!\sw0|Output|step.00~q ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\sw0|Output|rdreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|Selector0~0 .extended_lut = "off";
defparam \sw0|Output|Selector0~0 .lut_mask = 64'h0CDD0CDD0CDD0CDD;
defparam \sw0|Output|Selector0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|rdreq (
	.clk(\clk~input_o ),
	.d(\sw0|Output|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|rdreq .is_wysiwyg = "true";
defparam \sw0|Output|rdreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|wrreq~0 (
// Equation(s):
// \sw0|Input|wrreq~0_combout  = ( \sw0|Input|Mux1~2_combout  & ( \sw0|Input|wrreq~q  & ( !\sw0|Input|step~q  ) ) ) # ( !\sw0|Input|Mux1~2_combout  & ( \sw0|Input|wrreq~q  & ( !\sw0|Input|step~q  ) ) ) # ( \sw0|Input|Mux1~2_combout  & ( !\sw0|Input|wrreq~q  
// & ( (!\sw0|Input|step~q  & !\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\sw0|Input|Mux1~2_combout  & ( !\sw0|Input|wrreq~q  & ( (!\sw0|Input|step~q  & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// ((\sw0|Input|Mux1~1_combout ) # (\sw0|Input|Mux1~0_combout )))) ) ) )

	.dataa(!\sw0|Input|step~q ),
	.datab(!\sw0|Input|Mux1~0_combout ),
	.datac(!\sw0|Input|Mux1~1_combout ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\sw0|Input|Mux1~2_combout ),
	.dataf(!\sw0|Input|wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|wrreq~0 .extended_lut = "off";
defparam \sw0|Input|wrreq~0 .lut_mask = 64'h2A00AA00AAAAAAAA;
defparam \sw0|Input|wrreq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|wrreq (
	.clk(\clk~input_o ),
	.d(\sw0|Input|wrreq~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|wrreq .is_wysiwyg = "true";
defparam \sw0|Input|wrreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\sw0|Input|wrreq~q  $ (((!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\sw0|Output|rdreq~q ))))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw0|Output|rdreq~q )))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\sw0|Output|rdreq~q ),
	.datad(!\sw0|Input|wrreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h03A903A903A903A9;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0008000800080008;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) # ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h029B46DF029B46DF;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h2B6F094D2B6F094D;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h62FB62FB62FB62FB;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]) # (!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) # 
// (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & !\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )))) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1])))) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F090E080F090E08;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw0|Output|rdreq~q )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw0|Output|rdreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h1111111111111111;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0101010101010101;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h4444444C4444444C;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw0|Input|wrreq~q )

	.dataa(!\sw0|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw0|Input|wrreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h2222222222222222;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[2] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[2] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[2] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[2] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[2] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux36~0 (
// Equation(s):
// \sw0|Input|Mux36~0_combout  = ( \sw1|Output|dataOutW [2] & ( \sw2|Output|dataOutN [2] ) ) # ( !\sw1|Output|dataOutW [2] & ( \sw2|Output|dataOutN [2] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [2] & ( !\sw2|Output|dataOutN [2] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [2] & ( !\sw2|Output|dataOutN [2] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [2]),
	.dataf(!\sw2|Output|dataOutN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux36~0 .extended_lut = "off";
defparam \sw0|Input|Mux36~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux36~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[2]~input (
	.i(dataInL[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[2]~input_o ));
// synopsys translate_off
defparam \dataInL[2]~input .bus_hold = "false";
defparam \dataInL[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[2] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux36~0_combout ),
	.asdata(\dataInL[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[2] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [2]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[2] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[2] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[2]~input (
	.i(dataInL4[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[2]~input_o ));
// synopsys translate_off
defparam \dataInL4[2]~input .bus_hold = "false";
defparam \dataInL4[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[2] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[2] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux36~0 (
// Equation(s):
// \sw1|Input|Mux36~0_combout  = ( \sw3|Output|dataOutN [2] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[2]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [2]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [2] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (((!\sw1|Input|DataFiFo[25]~5_combout  & \dataInL4[2]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw1|Input|DataFiFo[25]~5_combout )) # (\sw0|Output|dataOutE [2]))) ) )

	.dataa(!\sw0|Output|dataOutE [2]),
	.datab(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datac(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datad(!\dataInL4[2]~input_o ),
	.datae(!\sw3|Output|dataOutN [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux36~0 .extended_lut = "off";
defparam \sw1|Input|Mux36~0 .lut_mask = 64'h13D31FDF13D31FDF;
defparam \sw1|Input|Mux36~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[2] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[2] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [2]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector4~0 (
// Equation(s):
// \sw1|Output|Selector4~0_combout  = ( \sw1|Output|step.10~q  & ( (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & !\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\sw1|Output|step.10~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector4~0 .extended_lut = "off";
defparam \sw1|Output|Selector4~0 .lut_mask = 64'h0000040000000400;
defparam \sw1|Output|Selector4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|Outr[4] (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|Outr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|Outr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|Outr[4] .is_wysiwyg = "true";
defparam \sw1|Output|Outr[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Equal0~1 (
// Equation(s):
// \sw1|Output|Equal0~1_combout  = (\sw1|Output|Equal0~0_combout  & (!\sw1|Output|Outr [4] $ (\Outw_L1~input_o )))

	.dataa(!\sw1|Output|Outr [4]),
	.datab(!\Outw_L1~input_o ),
	.datac(!\sw1|Output|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Equal0~1 .extended_lut = "off";
defparam \sw1|Output|Equal0~1 .lut_mask = 64'h0909090909090909;
defparam \sw1|Output|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector2~0 (
// Equation(s):
// \sw1|Output|Selector2~0_combout  = (!\sw1|Output|step.00~q  & (((\sw1|Output|step.01~q  & !\sw1|Output|Equal0~1_combout )) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\sw1|Output|step.00~q  & (\sw1|Output|step.01~q  & 
// (!\sw1|Output|Equal0~1_combout )))

	.dataa(!\sw1|Output|step.00~q ),
	.datab(!\sw1|Output|step.01~q ),
	.datac(!\sw1|Output|Equal0~1_combout ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector2~0 .extended_lut = "off";
defparam \sw1|Output|Selector2~0 .lut_mask = 64'h30BA30BA30BA30BA;
defparam \sw1|Output|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|step.01 (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|step.01 .is_wysiwyg = "true";
defparam \sw1|Output|step.01 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector3~0 (
// Equation(s):
// \sw1|Output|Selector3~0_combout  = (\sw1|Output|step.01~q  & \sw1|Output|Equal0~1_combout )

	.dataa(!\sw1|Output|step.01~q ),
	.datab(!\sw1|Output|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector3~0 .extended_lut = "off";
defparam \sw1|Output|Selector3~0 .lut_mask = 64'h1111111111111111;
defparam \sw1|Output|Selector3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|step.10 (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|step.10 .is_wysiwyg = "true";
defparam \sw1|Output|step.10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector0~0 (
// Equation(s):
// \sw1|Output|Selector0~0_combout  = (!\sw1|Output|step.00~q  & (((\sw1|Output|rdreq~q ) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) # (\sw1|Output|step.00~q  & (\sw1|Output|step.10~q  & ((\sw1|Output|rdreq~q ))))

	.dataa(!\sw1|Output|step.10~q ),
	.datab(!\sw1|Output|step.00~q ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\sw1|Output|rdreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector0~0 .extended_lut = "off";
defparam \sw1|Output|Selector0~0 .lut_mask = 64'h0CDD0CDD0CDD0CDD;
defparam \sw1|Output|Selector0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|rdreq (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|rdreq .is_wysiwyg = "true";
defparam \sw1|Output|rdreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|wrreq~0 (
// Equation(s):
// \sw1|Input|wrreq~0_combout  = ( \sw1|Input|Mux1~1_combout  & ( \sw1|Input|wrreq~q  & ( !\sw1|Input|step~q  ) ) ) # ( !\sw1|Input|Mux1~1_combout  & ( \sw1|Input|wrreq~q  & ( !\sw1|Input|step~q  ) ) ) # ( \sw1|Input|Mux1~1_combout  & ( !\sw1|Input|wrreq~q  
// & ( (!\sw1|Input|step~q  & (!\sw1|Input|port~0_combout  & (!\sw1|Input|Mux1~0_combout  & !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( !\sw1|Input|Mux1~1_combout  & ( !\sw1|Input|wrreq~q  & ( (!\sw1|Input|step~q  & 
// !\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) )

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|Mux1~0_combout ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\sw1|Input|Mux1~1_combout ),
	.dataf(!\sw1|Input|wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|wrreq~0 .extended_lut = "off";
defparam \sw1|Input|wrreq~0 .lut_mask = 64'hAA008000AAAAAAAA;
defparam \sw1|Input|wrreq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|wrreq (
	.clk(\clk~input_o ),
	.d(\sw1|Input|wrreq~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|wrreq .is_wysiwyg = "true";
defparam \sw1|Input|wrreq .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\sw1|Input|wrreq~q  $ (((!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\sw1|Output|rdreq~q ))))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\sw1|Output|rdreq~q )))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\sw1|Output|rdreq~q ),
	.datad(!\sw1|Input|wrreq~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h03A903A903A903A9;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0008000800080008;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h029B46DF029B46DF;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h2B6F094D2B6F094D;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h62FB62FB62FB62FB;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]) # (!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) # 
// (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1] & !\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )))) ) ) # ( 
// !\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  & ( (\sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1])))) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|wrreq_delaya [1]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F090E080F090E08;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \sw1|Output|rdreq~q )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\sw1|Output|rdreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h1111111111111111;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0101010101010101;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (((\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h4444444C4444444C;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & \sw1|Input|wrreq~q )

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\sw1|Input|wrreq~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h2222222222222222;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[0] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[0] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[0]~input (
	.i(dataInL4[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[0]~input_o ));
// synopsys translate_off
defparam \dataInL4[0]~input .bus_hold = "false";
defparam \dataInL4[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[0] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[0] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux38~0 (
// Equation(s):
// \sw1|Input|Mux38~0_combout  = ( \sw3|Output|dataOutN [0] & ( (!\sw1|Input|DataFiFo[25]~5_combout  & ((!\sw1|Input|DataFiFo[25]~4_combout  & ((!\dataInL4[0]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (!\sw0|Output|dataOutE [0])))) ) ) # ( 
// !\sw3|Output|dataOutN [0] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (((!\dataInL4[0]~input_o )) # (\sw1|Input|DataFiFo[25]~5_combout ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & (!\sw0|Output|dataOutE [0]))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [0]),
	.datad(!\dataInL4[0]~input_o ),
	.datae(!\sw3|Output|dataOutN [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux38~0 .extended_lut = "off";
defparam \sw1|Input|Mux38~0 .lut_mask = 64'hEA62C840EA62C840;
defparam \sw1|Input|Mux38~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[0] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[0] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|DataFiFo[0]~_wirecell (
// Equation(s):
// \sw1|Input|DataFiFo[0]~_wirecell_combout  = !\sw1|Input|DataFiFo [0]

	.dataa(!\sw1|Input|DataFiFo [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|DataFiFo[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|DataFiFo[0]~_wirecell .extended_lut = "off";
defparam \sw1|Input|DataFiFo[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \sw1|Input|DataFiFo[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo[0]~_wirecell_combout }),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|Selector8~0 (
// Equation(s):
// \sw1|Output|Selector8~0_combout  = (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & \sw1|Output|step.10~q ))

	.dataa(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\sw1|Output|step.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|Selector8~0 .extended_lut = "off";
defparam \sw1|Output|Selector8~0 .lut_mask = 64'h0808080808080808;
defparam \sw1|Output|Selector8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|Outr[0] (
	.clk(\clk~input_o ),
	.d(\sw1|Output|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|Outr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|Outr[0] .is_wysiwyg = "true";
defparam \sw1|Output|Outr[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux0~0 (
// Equation(s):
// \sw0|Input|Mux0~0_combout  = ( \sw2|Output|Outr [3] & ( \sw0|Input|port [0] & ( (!\Inr_L~input_o  & \sw0|Input|port [2]) ) ) ) # ( !\sw2|Output|Outr [3] & ( \sw0|Input|port [0] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1]))) # (\sw0|Input|port [2] & 
// (!\Inr_L~input_o )) ) ) ) # ( \sw2|Output|Outr [3] & ( !\sw0|Input|port [0] & ( (!\sw0|Input|port [2] & (((\sw0|Input|port [1] & !\sw1|Output|Outr [0])))) # (\sw0|Input|port [2] & (!\Inr_L~input_o )) ) ) ) # ( !\sw2|Output|Outr [3] & ( !\sw0|Input|port 
// [0] & ( (!\sw0|Input|port [2] & (((\sw0|Input|port [1] & !\sw1|Output|Outr [0])))) # (\sw0|Input|port [2] & (!\Inr_L~input_o )) ) ) )

	.dataa(!\Inr_L~input_o ),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw1|Output|Outr [0]),
	.datae(!\sw2|Output|Outr [3]),
	.dataf(!\sw0|Input|port [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux0~0 .extended_lut = "off";
defparam \sw0|Input|Mux0~0 .lut_mask = 64'h2E222E22E2E22222;
defparam \sw0|Input|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|port~2 (
// Equation(s):
// \sw0|Input|port~2_combout  = ( \sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|port [0] & ((!\sw0|Input|port [2]) # (\sw0|Input|port [1]))) ) ) # ( !\sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|DataFiFo [4] & (((\sw0|Input|port [0])))) # (\sw0|Input|DataFiFo 
// [4] & (!\sw0|Input|port [0] & ((!\sw0|Input|port [2]) # (\sw0|Input|port [1])))) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw0|Input|port [0]),
	.datae(!\sw0|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|port~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|port~2 .extended_lut = "off";
defparam \sw0|Input|port~2 .lut_mask = 64'h45AACF0045AACF00;
defparam \sw0|Input|port~2 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|port[0] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|port~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|port[0] .is_wysiwyg = "true";
defparam \sw0|Input|port[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|port~1 (
// Equation(s):
// \sw0|Input|port~1_combout  = !\sw0|Input|port [1] $ (((!\sw0|Input|port [0]) # ((!\sw0|Input|DataFiFo [4] & !\sw0|Input|Mux0~0_combout ))))

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|port~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|port~1 .extended_lut = "off";
defparam \sw0|Input|port~1 .lut_mask = 64'h363C363C363C363C;
defparam \sw0|Input|port~1 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|port[1] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|port~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|port[1] .is_wysiwyg = "true";
defparam \sw0|Input|port[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux1~0 (
// Equation(s):
// \sw0|Input|Mux1~0_combout  = ( \sw0|Input|port [0] & ( (\Inr_L~input_o  & (!\sw0|Input|port [2] $ (((!\sw0|Input|DataFiFo [4]) # (!\sw0|Input|port [1]))))) ) ) # ( !\sw0|Input|port [0] & ( (\Inr_L~input_o  & (\sw0|Input|port [2] & ((!\sw0|Input|DataFiFo 
// [4]) # (\sw0|Input|port [1])))) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\Inr_L~input_o ),
	.datac(!\sw0|Input|port [2]),
	.datad(!\sw0|Input|port [1]),
	.datae(!\sw0|Input|port [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux1~0 .extended_lut = "off";
defparam \sw0|Input|Mux1~0 .lut_mask = 64'h0203031202030312;
defparam \sw0|Input|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[4]~1 (
// Equation(s):
// \sw0|Input|DataFiFo[4]~1_combout  = (\sw0|Input|DataFiFo[4]~0_combout  & (((\sw0|Input|Mux1~2_combout ) # (\sw0|Input|Mux1~1_combout )) # (\sw0|Input|Mux1~0_combout )))

	.dataa(!\sw0|Input|Mux1~0_combout ),
	.datab(!\sw0|Input|Mux1~1_combout ),
	.datac(!\sw0|Input|DataFiFo[4]~0_combout ),
	.datad(!\sw0|Input|Mux1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[4]~1 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[4]~1 .lut_mask = 64'h070F070F070F070F;
defparam \sw0|Input|DataFiFo[4]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[4]~input (
	.i(dataInL[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[4]~input_o ));
// synopsys translate_off
defparam \dataInL[4]~input .bus_hold = "false";
defparam \dataInL[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[4] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[4] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[4] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[4] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[4] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[4]~4 (
// Equation(s):
// \sw0|Input|DataFiFo[4]~4_combout  = ( \sw1|Output|dataOutW [4] & ( \sw2|Output|dataOutN [4] & ( (!\sw0|Input|port~0_combout ) # ((!\sw0|Input|port~1_combout  & (!\sw0|Input|port~2_combout  & \dataInL[4]~input_o ))) ) ) ) # ( !\sw1|Output|dataOutW [4] & ( 
// \sw2|Output|dataOutN [4] & ( (!\sw0|Input|port~2_combout  & (!\sw0|Input|port~1_combout  & ((!\sw0|Input|port~0_combout ) # (\dataInL[4]~input_o )))) # (\sw0|Input|port~2_combout  & (((!\sw0|Input|port~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [4] & ( 
// !\sw2|Output|dataOutN [4] & ( (!\sw0|Input|port~1_combout  & (!\sw0|Input|port~2_combout  & ((!\sw0|Input|port~0_combout ) # (\dataInL[4]~input_o )))) # (\sw0|Input|port~1_combout  & (!\sw0|Input|port~0_combout )) ) ) ) # ( !\sw1|Output|dataOutW [4] & ( 
// !\sw2|Output|dataOutN [4] & ( (!\sw0|Input|port~1_combout  & (!\sw0|Input|port~2_combout  & ((!\sw0|Input|port~0_combout ) # (\dataInL[4]~input_o )))) # (\sw0|Input|port~1_combout  & (!\sw0|Input|port~0_combout  & (\sw0|Input|port~2_combout ))) ) ) )

	.dataa(!\sw0|Input|port~1_combout ),
	.datab(!\sw0|Input|port~0_combout ),
	.datac(!\sw0|Input|port~2_combout ),
	.datad(!\dataInL[4]~input_o ),
	.datae(!\sw1|Output|dataOutW [4]),
	.dataf(!\sw2|Output|dataOutN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[4]~4 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[4]~4 .lut_mask = 64'h84A4C4E48CACCCEC;
defparam \sw0|Input|DataFiFo[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|DataFiFo[4]~5 (
// Equation(s):
// \sw0|Input|DataFiFo[4]~5_combout  = (!\sw0|Input|DataFiFo [4] & (\sw0|Input|DataFiFo[4]~1_combout  & ((\sw0|Input|DataFiFo[4]~4_combout )))) # (\sw0|Input|DataFiFo [4] & ((!\sw0|Input|DataFiFo[2]~3_combout ) # ((\sw0|Input|DataFiFo[4]~1_combout  & 
// \sw0|Input|DataFiFo[4]~4_combout ))))

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|DataFiFo[4]~1_combout ),
	.datac(!\sw0|Input|DataFiFo[2]~3_combout ),
	.datad(!\sw0|Input|DataFiFo[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|DataFiFo[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|DataFiFo[4]~5 .extended_lut = "off";
defparam \sw0|Input|DataFiFo[4]~5 .lut_mask = 64'h5073507350735073;
defparam \sw0|Input|DataFiFo[4]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[4] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|DataFiFo[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[4] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|port~0 (
// Equation(s):
// \sw0|Input|port~0_combout  = ( \sw0|Input|Mux0~0_combout  & ( (!\sw0|Input|port [2] & (\sw0|Input|port [1] & \sw0|Input|port [0])) # (\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (!\sw0|Input|port [0]))) ) ) # ( !\sw0|Input|Mux0~0_combout  & ( 
// (!\sw0|Input|DataFiFo [4] & (\sw0|Input|port [2])) # (\sw0|Input|DataFiFo [4] & ((!\sw0|Input|port [2] & (\sw0|Input|port [1] & \sw0|Input|port [0])) # (\sw0|Input|port [2] & (!\sw0|Input|port [1] $ (!\sw0|Input|port [0]))))) ) )

	.dataa(!\sw0|Input|DataFiFo [4]),
	.datab(!\sw0|Input|port [2]),
	.datac(!\sw0|Input|port [1]),
	.datad(!\sw0|Input|port [0]),
	.datae(!\sw0|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|port~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|port~0 .extended_lut = "off";
defparam \sw0|Input|port~0 .lut_mask = 64'h2336033C2336033C;
defparam \sw0|Input|port~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|port[2] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|port~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|DataFiFo[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|port[2] .is_wysiwyg = "true";
defparam \sw0|Input|port[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Inw~0 (
// Equation(s):
// \sw0|Input|Inw~0_combout  = ( !\sw0|Input|step~q  & ( (!\sw0|Input|port [2] & (\sw0|Input|port [1] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout ))) # (\sw0|Input|port [2] & (!\sw0|Input|port [1] & (!\sw0|Input|port [0] & 
// !\sw0|Input|always0~0_combout ))) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw0|Input|step~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Inw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Inw~0 .extended_lut = "off";
defparam \sw0|Input|Inw~0 .lut_mask = 64'h4002000040020000;
defparam \sw0|Input|Inw~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Input|Inw[4] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Inw~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|Inw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|Inw[4] .is_wysiwyg = "true";
defparam \sw0|Input|Inw[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Inw~0 (
// Equation(s):
// \sw1|Input|Inw~0_combout  = (!\sw1|Input|step~q  & (\sw1|Input|port~0_combout  & (!\sw1|Input|port~1_combout  & !\sw1|Input|port~2_combout )))

	.dataa(!\sw1|Input|step~q ),
	.datab(!\sw1|Input|port~0_combout ),
	.datac(!\sw1|Input|port~1_combout ),
	.datad(!\sw1|Input|port~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Inw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Inw~0 .extended_lut = "off";
defparam \sw1|Input|Inw~0 .lut_mask = 64'h2000200020002000;
defparam \sw1|Input|Inw~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|Inw[4] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Inw~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|Inw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|Inw[4] .is_wysiwyg = "true";
defparam \sw1|Input|Inw[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Inw~0 (
// Equation(s):
// \sw2|Input|Inw~0_combout  = ( \sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (!\sw2|Input|port [2] & (\sw2|Input|port [0] & \sw2|Input|port [1]))) ) ) # ( !\sw2|Input|always0~0_combout  & ( (!\sw2|Input|step~q  & (\sw2|Input|port [2] & 
// (!\sw2|Input|port [0] & !\sw2|Input|port [1]))) ) )

	.dataa(!\sw2|Input|step~q ),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Inw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Inw~0 .extended_lut = "off";
defparam \sw2|Input|Inw~0 .lut_mask = 64'h2000000820000008;
defparam \sw2|Input|Inw~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|Inw[4] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Inw~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|Inw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|Inw[4] .is_wysiwyg = "true";
defparam \sw2|Input|Inw[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Inw~0 (
// Equation(s):
// \sw3|Input|Inw~0_combout  = ( \sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (!\sw3|Input|port [2] & (\sw3|Input|port [1] & \sw3|Input|port [0]))) ) ) # ( !\sw3|Input|always0~0_combout  & ( (!\sw3|Input|step~q  & (\sw3|Input|port [2] & 
// (!\sw3|Input|port [1] & !\sw3|Input|port [0]))) ) )

	.dataa(!\sw3|Input|step~q ),
	.datab(!\sw3|Input|port [2]),
	.datac(!\sw3|Input|port [1]),
	.datad(!\sw3|Input|port [0]),
	.datae(!\sw3|Input|always0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Inw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Inw~0 .extended_lut = "off";
defparam \sw3|Input|Inw~0 .lut_mask = 64'h2000000820000008;
defparam \sw3|Input|Inw~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Input|Inw[4] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Inw~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Input|Inw~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|Inw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|Inw[4] .is_wysiwyg = "true";
defparam \sw3|Input|Inw[4] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[36] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[36] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[36] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[36]~input (
	.i(dataInL4[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[36]~input_o ));
// synopsys translate_off
defparam \dataInL4[36]~input .bus_hold = "false";
defparam \dataInL4[36]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[36] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[36] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux36~1 (
// Equation(s):
// \sw2|Input|Mux36~1_combout  = ( \sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|port [0] & ((!\sw2|Input|port [1]))) # (\sw2|Input|port [0] & (\sw2|Input|port [2] & \sw2|Input|port [1])) ) ) # ( !\sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|DataFiFo [4] & 
// (!\sw2|Input|port [2] & ((!\sw2|Input|port [1])))) # (\sw2|Input|DataFiFo [4] & ((!\sw2|Input|port [0] & ((!\sw2|Input|port [1]))) # (\sw2|Input|port [0] & (\sw2|Input|port [2] & \sw2|Input|port [1])))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux36~1 .extended_lut = "off";
defparam \sw2|Input|Mux36~1 .lut_mask = 64'hD801F003D801F003;
defparam \sw2|Input|Mux36~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[33]~6 (
// Equation(s):
// \sw2|Input|DataFiFo[33]~6_combout  = ( \sw2|Input|Mux0~0_combout  & ( !\sw2|Input|port [0] $ (((\sw2|Input|port [2] & \sw2|Input|port [1]))) ) ) # ( !\sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [2] & ((!\sw2|Input|port 
// [1]) # (\sw2|Input|port [0])))) # (\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [0] $ (((\sw2|Input|port [2] & \sw2|Input|port [1]))))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[33]~6 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[33]~6 .lut_mask = 64'hD849F0C3D849F0C3;
defparam \sw2|Input|DataFiFo[33]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|DataFiFo[33]~7 (
// Equation(s):
// \sw2|Input|DataFiFo[33]~7_combout  = ( \sw2|Input|Mux0~0_combout  & ( !\sw2|Input|port [1] $ (((\sw2|Input|port [2] & \sw2|Input|port [0]))) ) ) # ( !\sw2|Input|Mux0~0_combout  & ( (!\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [2] & ((!\sw2|Input|port 
// [0]) # (!\sw2|Input|port [1])))) # (\sw2|Input|DataFiFo [4] & (!\sw2|Input|port [1] $ (((\sw2|Input|port [2] & \sw2|Input|port [0]))))) ) )

	.dataa(!\sw2|Input|DataFiFo [4]),
	.datab(!\sw2|Input|port [2]),
	.datac(!\sw2|Input|port [0]),
	.datad(!\sw2|Input|port [1]),
	.datae(!\sw2|Input|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|DataFiFo[33]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|DataFiFo[33]~7 .extended_lut = "off";
defparam \sw2|Input|DataFiFo[33]~7 .lut_mask = 64'hDC81FC03DC81FC03;
defparam \sw2|Input|DataFiFo[33]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[36] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[36] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[36] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[36]~input (
	.i(dataInL15[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[36]~input_o ));
// synopsys translate_off
defparam \dataInL15[36]~input .bus_hold = "false";
defparam \dataInL15[36]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[36] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[36] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux2~0 (
// Equation(s):
// \sw2|Input|Mux2~0_combout  = ( \dataInL15[36]~input_o  & ( \sw3|Output|dataOutW [36] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [36]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[36]~input_o  & ( \sw3|Output|dataOutW [36] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [36]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[36]~input_o  & ( !\sw3|Output|dataOutW [36] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [36])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[36]~input_o  & ( !\sw3|Output|dataOutW [36] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [36]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [36]),
	.datae(!\dataInL15[36]~input_o ),
	.dataf(!\sw3|Output|dataOutW [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux2~0 .extended_lut = "off";
defparam \sw2|Input|Mux2~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[36] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[36] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[36] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [36]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_bit_number = 36;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_bit_number = 36;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[36] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[36] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux2~0 (
// Equation(s):
// \sw3|Input|Mux2~0_combout  = ( \sw1|Output|dataOutS [36] & ( \sw2|Output|dataOutE [36] ) ) # ( !\sw1|Output|dataOutS [36] & ( \sw2|Output|dataOutE [36] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [36] & ( !\sw2|Output|dataOutE [36] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [36] & ( !\sw2|Output|dataOutE [36] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [36]),
	.dataf(!\sw2|Output|dataOutE [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux2~0 .extended_lut = "off";
defparam \sw3|Input|Mux2~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[36]~input (
	.i(dataInL30[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[36]~input_o ));
// synopsys translate_off
defparam \dataInL30[36]~input .bus_hold = "false";
defparam \dataInL30[36]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[36] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux2~0_combout ),
	.asdata(\dataInL30[36]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[36] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[36] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [36]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_bit_number = 36;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_bit_number = 36;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[36] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[36] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux2~0 (
// Equation(s):
// \sw1|Input|Mux2~0_combout  = ( \sw3|Output|dataOutN [36] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[36]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [36]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [36] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[36]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [36])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [36]),
	.datad(!\dataInL4[36]~input_o ),
	.datae(!\sw3|Output|dataOutN [36]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux2~0 .extended_lut = "off";
defparam \sw1|Input|Mux2~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[36] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[36] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[36] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [36]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_bit_number = 36;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_bit_number = 36;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[36] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[36] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[36] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[36] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[36] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux2~0 (
// Equation(s):
// \sw0|Input|Mux2~0_combout  = ( \sw1|Output|dataOutW [36] & ( \sw2|Output|dataOutN [36] ) ) # ( !\sw1|Output|dataOutW [36] & ( \sw2|Output|dataOutN [36] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [36] & ( !\sw2|Output|dataOutN [36] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [36] & ( !\sw2|Output|dataOutN [36] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [36]),
	.dataf(!\sw2|Output|dataOutN [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux2~0 .extended_lut = "off";
defparam \sw0|Input|Mux2~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[36]~input (
	.i(dataInL[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[36]~input_o ));
// synopsys translate_off
defparam \dataInL[36]~input .bus_hold = "false";
defparam \dataInL[36]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[36] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux2~0_combout ),
	.asdata(\dataInL[36]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[36] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[36] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [36]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_bit_number = 36;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_bit_number = 36;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Output|dataOutL[36]~0 (
// Equation(s):
// \sw0|Output|dataOutL[36]~0_combout  = ( !\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw0|Output|step.10~q  & ( (!\reset~input_o  & (\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw0|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Output|dataOutL[36]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Output|dataOutL[36]~0 .extended_lut = "off";
defparam \sw0|Output|dataOutL[36]~0 .lut_mask = 64'h0000000000200000;
defparam \sw0|Output|dataOutL[36]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[36] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[36] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[36] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[35] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[35] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[35] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[35]~input (
	.i(dataInL4[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[35]~input_o ));
// synopsys translate_off
defparam \dataInL4[35]~input .bus_hold = "false";
defparam \dataInL4[35]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[35] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[35] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[35] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[35] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[35] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[35] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[35]~input (
	.i(dataInL15[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[35]~input_o ));
// synopsys translate_off
defparam \dataInL15[35]~input .bus_hold = "false";
defparam \dataInL15[35]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[35] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[35] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux3~0 (
// Equation(s):
// \sw2|Input|Mux3~0_combout  = ( \dataInL15[35]~input_o  & ( \sw3|Output|dataOutW [35] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [35]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[35]~input_o  & ( \sw3|Output|dataOutW [35] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [35]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[35]~input_o  & ( !\sw3|Output|dataOutW [35] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [35])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[35]~input_o  & ( !\sw3|Output|dataOutW [35] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [35]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [35]),
	.datae(!\dataInL15[35]~input_o ),
	.dataf(!\sw3|Output|dataOutW [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux3~0 .extended_lut = "off";
defparam \sw2|Input|Mux3~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[35] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[35] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[35] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [35]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_bit_number = 35;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_bit_number = 35;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[35] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[35] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux3~0 (
// Equation(s):
// \sw3|Input|Mux3~0_combout  = ( \sw1|Output|dataOutS [35] & ( \sw2|Output|dataOutE [35] ) ) # ( !\sw1|Output|dataOutS [35] & ( \sw2|Output|dataOutE [35] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [35] & ( !\sw2|Output|dataOutE [35] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [35] & ( !\sw2|Output|dataOutE [35] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [35]),
	.dataf(!\sw2|Output|dataOutE [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux3~0 .extended_lut = "off";
defparam \sw3|Input|Mux3~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[35]~input (
	.i(dataInL30[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[35]~input_o ));
// synopsys translate_off
defparam \dataInL30[35]~input .bus_hold = "false";
defparam \dataInL30[35]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[35] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux3~0_combout ),
	.asdata(\dataInL30[35]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[35] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[35] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [35]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_bit_number = 35;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_bit_number = 35;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[35] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[35] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux3~0 (
// Equation(s):
// \sw1|Input|Mux3~0_combout  = ( \sw3|Output|dataOutN [35] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[35]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [35]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [35] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[35]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [35])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [35]),
	.datad(!\dataInL4[35]~input_o ),
	.datae(!\sw3|Output|dataOutN [35]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux3~0 .extended_lut = "off";
defparam \sw1|Input|Mux3~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[35] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[35] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[35] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [35]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_bit_number = 35;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_bit_number = 35;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[35] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[35] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[35] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[35] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[35] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux3~0 (
// Equation(s):
// \sw0|Input|Mux3~0_combout  = ( \sw1|Output|dataOutW [35] & ( \sw2|Output|dataOutN [35] ) ) # ( !\sw1|Output|dataOutW [35] & ( \sw2|Output|dataOutN [35] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [35] & ( !\sw2|Output|dataOutN [35] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [35] & ( !\sw2|Output|dataOutN [35] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [35]),
	.dataf(!\sw2|Output|dataOutN [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux3~0 .extended_lut = "off";
defparam \sw0|Input|Mux3~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[35]~input (
	.i(dataInL[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[35]~input_o ));
// synopsys translate_off
defparam \dataInL[35]~input .bus_hold = "false";
defparam \dataInL[35]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[35] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux3~0_combout ),
	.asdata(\dataInL[35]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[35] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[35] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [35]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_bit_number = 35;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_bit_number = 35;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[35] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[35] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[35] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[34] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[34] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[34] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[34]~input (
	.i(dataInL4[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[34]~input_o ));
// synopsys translate_off
defparam \dataInL4[34]~input .bus_hold = "false";
defparam \dataInL4[34]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[34] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[34] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[34] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[34] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[34] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[34] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[34]~input (
	.i(dataInL15[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[34]~input_o ));
// synopsys translate_off
defparam \dataInL15[34]~input .bus_hold = "false";
defparam \dataInL15[34]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[34] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[34] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux4~0 (
// Equation(s):
// \sw2|Input|Mux4~0_combout  = ( \dataInL15[34]~input_o  & ( \sw3|Output|dataOutW [34] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [34]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[34]~input_o  & ( \sw3|Output|dataOutW [34] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [34]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[34]~input_o  & ( !\sw3|Output|dataOutW [34] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [34])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[34]~input_o  & ( !\sw3|Output|dataOutW [34] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [34]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [34]),
	.datae(!\dataInL15[34]~input_o ),
	.dataf(!\sw3|Output|dataOutW [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux4~0 .extended_lut = "off";
defparam \sw2|Input|Mux4~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[34] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[34] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[34] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [34]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_bit_number = 34;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_bit_number = 34;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[34] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[34] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux4~0 (
// Equation(s):
// \sw3|Input|Mux4~0_combout  = ( \sw1|Output|dataOutS [34] & ( \sw2|Output|dataOutE [34] ) ) # ( !\sw1|Output|dataOutS [34] & ( \sw2|Output|dataOutE [34] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [34] & ( !\sw2|Output|dataOutE [34] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [34] & ( !\sw2|Output|dataOutE [34] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [34]),
	.dataf(!\sw2|Output|dataOutE [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux4~0 .extended_lut = "off";
defparam \sw3|Input|Mux4~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[34]~input (
	.i(dataInL30[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[34]~input_o ));
// synopsys translate_off
defparam \dataInL30[34]~input .bus_hold = "false";
defparam \dataInL30[34]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[34] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux4~0_combout ),
	.asdata(\dataInL30[34]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[34] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[34] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [34]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_bit_number = 34;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_bit_number = 34;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[34] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[34] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux4~0 (
// Equation(s):
// \sw1|Input|Mux4~0_combout  = ( \sw3|Output|dataOutN [34] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[34]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [34]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [34] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[34]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [34])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [34]),
	.datad(!\dataInL4[34]~input_o ),
	.datae(!\sw3|Output|dataOutN [34]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux4~0 .extended_lut = "off";
defparam \sw1|Input|Mux4~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[34] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[34] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[34] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [34]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_bit_number = 34;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_bit_number = 34;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[34] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[34] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[34] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[34] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[34] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux4~0 (
// Equation(s):
// \sw0|Input|Mux4~0_combout  = ( \sw1|Output|dataOutW [34] & ( \sw2|Output|dataOutN [34] ) ) # ( !\sw1|Output|dataOutW [34] & ( \sw2|Output|dataOutN [34] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [34] & ( !\sw2|Output|dataOutN [34] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [34] & ( !\sw2|Output|dataOutN [34] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [34]),
	.dataf(!\sw2|Output|dataOutN [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux4~0 .extended_lut = "off";
defparam \sw0|Input|Mux4~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[34]~input (
	.i(dataInL[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[34]~input_o ));
// synopsys translate_off
defparam \dataInL[34]~input .bus_hold = "false";
defparam \dataInL[34]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[34] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux4~0_combout ),
	.asdata(\dataInL[34]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[34] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[34] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [34]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_bit_number = 34;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_bit_number = 34;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[34] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[34] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[34] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[33] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[33] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[33] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[33]~input (
	.i(dataInL4[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[33]~input_o ));
// synopsys translate_off
defparam \dataInL4[33]~input .bus_hold = "false";
defparam \dataInL4[33]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[33] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[33] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[33] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[33] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[33] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[33] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[33]~input (
	.i(dataInL15[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[33]~input_o ));
// synopsys translate_off
defparam \dataInL15[33]~input .bus_hold = "false";
defparam \dataInL15[33]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[33] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[33] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux5~0 (
// Equation(s):
// \sw2|Input|Mux5~0_combout  = ( \dataInL15[33]~input_o  & ( \sw3|Output|dataOutW [33] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [33]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[33]~input_o  & ( \sw3|Output|dataOutW [33] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [33]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[33]~input_o  & ( !\sw3|Output|dataOutW [33] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [33])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[33]~input_o  & ( !\sw3|Output|dataOutW [33] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [33]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [33]),
	.datae(!\dataInL15[33]~input_o ),
	.dataf(!\sw3|Output|dataOutW [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux5~0 .extended_lut = "off";
defparam \sw2|Input|Mux5~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[33] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[33] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[33] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [33]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_bit_number = 33;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_bit_number = 33;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[33] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[33] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux5~0 (
// Equation(s):
// \sw3|Input|Mux5~0_combout  = ( \sw1|Output|dataOutS [33] & ( \sw2|Output|dataOutE [33] ) ) # ( !\sw1|Output|dataOutS [33] & ( \sw2|Output|dataOutE [33] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [33] & ( !\sw2|Output|dataOutE [33] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [33] & ( !\sw2|Output|dataOutE [33] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [33]),
	.dataf(!\sw2|Output|dataOutE [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux5~0 .extended_lut = "off";
defparam \sw3|Input|Mux5~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[33]~input (
	.i(dataInL30[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[33]~input_o ));
// synopsys translate_off
defparam \dataInL30[33]~input .bus_hold = "false";
defparam \dataInL30[33]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[33] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux5~0_combout ),
	.asdata(\dataInL30[33]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[33] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[33] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [33]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_bit_number = 33;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_bit_number = 33;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[33] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[33] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux5~0 (
// Equation(s):
// \sw1|Input|Mux5~0_combout  = ( \sw3|Output|dataOutN [33] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[33]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [33]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [33] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[33]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [33])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [33]),
	.datad(!\dataInL4[33]~input_o ),
	.datae(!\sw3|Output|dataOutN [33]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux5~0 .extended_lut = "off";
defparam \sw1|Input|Mux5~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[33] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[33] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[33] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [33]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_bit_number = 33;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_bit_number = 33;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[33] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[33] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[33] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[33] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[33] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux5~0 (
// Equation(s):
// \sw0|Input|Mux5~0_combout  = ( \sw1|Output|dataOutW [33] & ( \sw2|Output|dataOutN [33] ) ) # ( !\sw1|Output|dataOutW [33] & ( \sw2|Output|dataOutN [33] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [33] & ( !\sw2|Output|dataOutN [33] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [33] & ( !\sw2|Output|dataOutN [33] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [33]),
	.dataf(!\sw2|Output|dataOutN [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux5~0 .extended_lut = "off";
defparam \sw0|Input|Mux5~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[33]~input (
	.i(dataInL[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[33]~input_o ));
// synopsys translate_off
defparam \dataInL[33]~input .bus_hold = "false";
defparam \dataInL[33]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[33] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux5~0_combout ),
	.asdata(\dataInL[33]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[33] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[33] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [33]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_bit_number = 33;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_bit_number = 33;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[33] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[33] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[33] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[32] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[32] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[32] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[32]~input (
	.i(dataInL4[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[32]~input_o ));
// synopsys translate_off
defparam \dataInL4[32]~input .bus_hold = "false";
defparam \dataInL4[32]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[32] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[32] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[32] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[32] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[32] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[32] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[32]~input (
	.i(dataInL15[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[32]~input_o ));
// synopsys translate_off
defparam \dataInL15[32]~input .bus_hold = "false";
defparam \dataInL15[32]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[32] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[32] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux6~0 (
// Equation(s):
// \sw2|Input|Mux6~0_combout  = ( \dataInL15[32]~input_o  & ( \sw3|Output|dataOutW [32] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [32]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[32]~input_o  & ( \sw3|Output|dataOutW [32] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [32]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[32]~input_o  & ( !\sw3|Output|dataOutW [32] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [32])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[32]~input_o  & ( !\sw3|Output|dataOutW [32] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [32]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [32]),
	.datae(!\dataInL15[32]~input_o ),
	.dataf(!\sw3|Output|dataOutW [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux6~0 .extended_lut = "off";
defparam \sw2|Input|Mux6~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[32] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[32] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[32] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [32]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_bit_number = 32;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_bit_number = 32;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[32] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[32] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux6~0 (
// Equation(s):
// \sw3|Input|Mux6~0_combout  = ( \sw1|Output|dataOutS [32] & ( \sw2|Output|dataOutE [32] ) ) # ( !\sw1|Output|dataOutS [32] & ( \sw2|Output|dataOutE [32] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [32] & ( !\sw2|Output|dataOutE [32] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [32] & ( !\sw2|Output|dataOutE [32] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [32]),
	.dataf(!\sw2|Output|dataOutE [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux6~0 .extended_lut = "off";
defparam \sw3|Input|Mux6~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[32]~input (
	.i(dataInL30[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[32]~input_o ));
// synopsys translate_off
defparam \dataInL30[32]~input .bus_hold = "false";
defparam \dataInL30[32]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[32] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux6~0_combout ),
	.asdata(\dataInL30[32]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[32] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[32] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [32]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_bit_number = 32;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_bit_number = 32;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[32] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[32] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux6~0 (
// Equation(s):
// \sw1|Input|Mux6~0_combout  = ( \sw3|Output|dataOutN [32] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[32]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [32]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [32] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[32]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [32])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [32]),
	.datad(!\dataInL4[32]~input_o ),
	.datae(!\sw3|Output|dataOutN [32]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux6~0 .extended_lut = "off";
defparam \sw1|Input|Mux6~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[32] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[32] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[32] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [32]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_bit_number = 32;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_bit_number = 32;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[32] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[32] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[32] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[32] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[32] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux6~0 (
// Equation(s):
// \sw0|Input|Mux6~0_combout  = ( \sw1|Output|dataOutW [32] & ( \sw2|Output|dataOutN [32] ) ) # ( !\sw1|Output|dataOutW [32] & ( \sw2|Output|dataOutN [32] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [32] & ( !\sw2|Output|dataOutN [32] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [32] & ( !\sw2|Output|dataOutN [32] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [32]),
	.dataf(!\sw2|Output|dataOutN [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux6~0 .extended_lut = "off";
defparam \sw0|Input|Mux6~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[32]~input (
	.i(dataInL[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[32]~input_o ));
// synopsys translate_off
defparam \dataInL[32]~input .bus_hold = "false";
defparam \dataInL[32]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[32] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux6~0_combout ),
	.asdata(\dataInL[32]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[32] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[32] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [32]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_bit_number = 32;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_bit_number = 32;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[32] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[32] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[32] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[31] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[31] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[31] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[31]~input (
	.i(dataInL4[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[31]~input_o ));
// synopsys translate_off
defparam \dataInL4[31]~input .bus_hold = "false";
defparam \dataInL4[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[31] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[31] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[31] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[31] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[31] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[31] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[31]~input (
	.i(dataInL15[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[31]~input_o ));
// synopsys translate_off
defparam \dataInL15[31]~input .bus_hold = "false";
defparam \dataInL15[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[31] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[31] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux7~0 (
// Equation(s):
// \sw2|Input|Mux7~0_combout  = ( \dataInL15[31]~input_o  & ( \sw3|Output|dataOutW [31] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [31]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[31]~input_o  & ( \sw3|Output|dataOutW [31] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [31]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[31]~input_o  & ( !\sw3|Output|dataOutW [31] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [31])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[31]~input_o  & ( !\sw3|Output|dataOutW [31] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [31]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [31]),
	.datae(!\dataInL15[31]~input_o ),
	.dataf(!\sw3|Output|dataOutW [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux7~0 .extended_lut = "off";
defparam \sw2|Input|Mux7~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[31] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[31] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [31]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[31] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[31] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux7~0 (
// Equation(s):
// \sw3|Input|Mux7~0_combout  = ( \sw1|Output|dataOutS [31] & ( \sw2|Output|dataOutE [31] ) ) # ( !\sw1|Output|dataOutS [31] & ( \sw2|Output|dataOutE [31] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [31] & ( !\sw2|Output|dataOutE [31] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [31] & ( !\sw2|Output|dataOutE [31] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [31]),
	.dataf(!\sw2|Output|dataOutE [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux7~0 .extended_lut = "off";
defparam \sw3|Input|Mux7~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[31]~input (
	.i(dataInL30[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[31]~input_o ));
// synopsys translate_off
defparam \dataInL30[31]~input .bus_hold = "false";
defparam \dataInL30[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[31] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux7~0_combout ),
	.asdata(\dataInL30[31]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[31] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [31]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[31] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[31] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux7~0 (
// Equation(s):
// \sw1|Input|Mux7~0_combout  = ( \sw3|Output|dataOutN [31] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[31]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [31]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [31] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[31]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [31])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [31]),
	.datad(!\dataInL4[31]~input_o ),
	.datae(!\sw3|Output|dataOutN [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux7~0 .extended_lut = "off";
defparam \sw1|Input|Mux7~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[31] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[31] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [31]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[31] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[31] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[31] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[31] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[31] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux7~0 (
// Equation(s):
// \sw0|Input|Mux7~0_combout  = ( \sw1|Output|dataOutW [31] & ( \sw2|Output|dataOutN [31] ) ) # ( !\sw1|Output|dataOutW [31] & ( \sw2|Output|dataOutN [31] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [31] & ( !\sw2|Output|dataOutN [31] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [31] & ( !\sw2|Output|dataOutN [31] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [31]),
	.dataf(!\sw2|Output|dataOutN [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux7~0 .extended_lut = "off";
defparam \sw0|Input|Mux7~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[31]~input (
	.i(dataInL[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[31]~input_o ));
// synopsys translate_off
defparam \dataInL[31]~input .bus_hold = "false";
defparam \dataInL[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[31] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux7~0_combout ),
	.asdata(\dataInL[31]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[31] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [31]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[31] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[31] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[31] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[30] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[30] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[30]~input (
	.i(dataInL4[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[30]~input_o ));
// synopsys translate_off
defparam \dataInL4[30]~input .bus_hold = "false";
defparam \dataInL4[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[30] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[30] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[30] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[30] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[30] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[30] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[30]~input (
	.i(dataInL15[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[30]~input_o ));
// synopsys translate_off
defparam \dataInL15[30]~input .bus_hold = "false";
defparam \dataInL15[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[30] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[30] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux8~0 (
// Equation(s):
// \sw2|Input|Mux8~0_combout  = ( \dataInL15[30]~input_o  & ( \sw3|Output|dataOutW [30] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [30]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[30]~input_o  & ( \sw3|Output|dataOutW [30] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [30]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[30]~input_o  & ( !\sw3|Output|dataOutW [30] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [30])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[30]~input_o  & ( !\sw3|Output|dataOutW [30] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [30]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [30]),
	.datae(!\dataInL15[30]~input_o ),
	.dataf(!\sw3|Output|dataOutW [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux8~0 .extended_lut = "off";
defparam \sw2|Input|Mux8~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[30] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[30] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [30]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[30] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[30] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux8~0 (
// Equation(s):
// \sw3|Input|Mux8~0_combout  = ( \sw1|Output|dataOutS [30] & ( \sw2|Output|dataOutE [30] ) ) # ( !\sw1|Output|dataOutS [30] & ( \sw2|Output|dataOutE [30] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [30] & ( !\sw2|Output|dataOutE [30] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [30] & ( !\sw2|Output|dataOutE [30] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [30]),
	.dataf(!\sw2|Output|dataOutE [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux8~0 .extended_lut = "off";
defparam \sw3|Input|Mux8~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[30]~input (
	.i(dataInL30[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[30]~input_o ));
// synopsys translate_off
defparam \dataInL30[30]~input .bus_hold = "false";
defparam \dataInL30[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[30] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux8~0_combout ),
	.asdata(\dataInL30[30]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[30] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [30]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[30] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[30] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux8~0 (
// Equation(s):
// \sw1|Input|Mux8~0_combout  = ( \sw3|Output|dataOutN [30] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[30]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [30]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [30] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[30]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [30])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [30]),
	.datad(!\dataInL4[30]~input_o ),
	.datae(!\sw3|Output|dataOutN [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux8~0 .extended_lut = "off";
defparam \sw1|Input|Mux8~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[30] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[30] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [30]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[30] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[30] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[30] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[30] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[30] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux8~0 (
// Equation(s):
// \sw0|Input|Mux8~0_combout  = ( \sw1|Output|dataOutW [30] & ( \sw2|Output|dataOutN [30] ) ) # ( !\sw1|Output|dataOutW [30] & ( \sw2|Output|dataOutN [30] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [30] & ( !\sw2|Output|dataOutN [30] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [30] & ( !\sw2|Output|dataOutN [30] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [30]),
	.dataf(!\sw2|Output|dataOutN [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux8~0 .extended_lut = "off";
defparam \sw0|Input|Mux8~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[30]~input (
	.i(dataInL[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[30]~input_o ));
// synopsys translate_off
defparam \dataInL[30]~input .bus_hold = "false";
defparam \dataInL[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[30] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux8~0_combout ),
	.asdata(\dataInL[30]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[30] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [30]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[30] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[30] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[30] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[29] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[29] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[29] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[29]~input (
	.i(dataInL4[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[29]~input_o ));
// synopsys translate_off
defparam \dataInL4[29]~input .bus_hold = "false";
defparam \dataInL4[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[29] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[29] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[29] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[29] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[29] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[29] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[29]~input (
	.i(dataInL15[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[29]~input_o ));
// synopsys translate_off
defparam \dataInL15[29]~input .bus_hold = "false";
defparam \dataInL15[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[29] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[29] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux9~0 (
// Equation(s):
// \sw2|Input|Mux9~0_combout  = ( \dataInL15[29]~input_o  & ( \sw3|Output|dataOutW [29] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [29]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[29]~input_o  & ( \sw3|Output|dataOutW [29] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [29]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[29]~input_o  & ( !\sw3|Output|dataOutW [29] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [29])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[29]~input_o  & ( !\sw3|Output|dataOutW [29] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [29]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [29]),
	.datae(!\dataInL15[29]~input_o ),
	.dataf(!\sw3|Output|dataOutW [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux9~0 .extended_lut = "off";
defparam \sw2|Input|Mux9~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[29] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[29] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [29]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[29] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[29] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux9~0 (
// Equation(s):
// \sw3|Input|Mux9~0_combout  = ( \sw1|Output|dataOutS [29] & ( \sw2|Output|dataOutE [29] ) ) # ( !\sw1|Output|dataOutS [29] & ( \sw2|Output|dataOutE [29] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [29] & ( !\sw2|Output|dataOutE [29] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [29] & ( !\sw2|Output|dataOutE [29] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [29]),
	.dataf(!\sw2|Output|dataOutE [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux9~0 .extended_lut = "off";
defparam \sw3|Input|Mux9~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[29]~input (
	.i(dataInL30[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[29]~input_o ));
// synopsys translate_off
defparam \dataInL30[29]~input .bus_hold = "false";
defparam \dataInL30[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[29] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux9~0_combout ),
	.asdata(\dataInL30[29]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[29] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [29]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[29] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[29] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux9~0 (
// Equation(s):
// \sw1|Input|Mux9~0_combout  = ( \sw3|Output|dataOutN [29] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[29]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [29]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [29] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[29]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [29])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [29]),
	.datad(!\dataInL4[29]~input_o ),
	.datae(!\sw3|Output|dataOutN [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux9~0 .extended_lut = "off";
defparam \sw1|Input|Mux9~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[29] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[29] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [29]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[29] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[29] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[29] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[29] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[29] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux9~0 (
// Equation(s):
// \sw0|Input|Mux9~0_combout  = ( \sw1|Output|dataOutW [29] & ( \sw2|Output|dataOutN [29] ) ) # ( !\sw1|Output|dataOutW [29] & ( \sw2|Output|dataOutN [29] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [29] & ( !\sw2|Output|dataOutN [29] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [29] & ( !\sw2|Output|dataOutN [29] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [29]),
	.dataf(!\sw2|Output|dataOutN [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux9~0 .extended_lut = "off";
defparam \sw0|Input|Mux9~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[29]~input (
	.i(dataInL[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[29]~input_o ));
// synopsys translate_off
defparam \dataInL[29]~input .bus_hold = "false";
defparam \dataInL[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[29] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux9~0_combout ),
	.asdata(\dataInL[29]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[29] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [29]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[29] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[29] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[29] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[28] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[28] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[28] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[28]~input (
	.i(dataInL4[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[28]~input_o ));
// synopsys translate_off
defparam \dataInL4[28]~input .bus_hold = "false";
defparam \dataInL4[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[28] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[28] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[28] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[28] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[28] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[28] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[28]~input (
	.i(dataInL15[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[28]~input_o ));
// synopsys translate_off
defparam \dataInL15[28]~input .bus_hold = "false";
defparam \dataInL15[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[28] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[28] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux10~0 (
// Equation(s):
// \sw2|Input|Mux10~0_combout  = ( \dataInL15[28]~input_o  & ( \sw3|Output|dataOutW [28] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [28]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[28]~input_o  & ( \sw3|Output|dataOutW [28] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [28]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[28]~input_o  & ( !\sw3|Output|dataOutW [28] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [28])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[28]~input_o  & ( !\sw3|Output|dataOutW [28] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [28]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [28]),
	.datae(!\dataInL15[28]~input_o ),
	.dataf(!\sw3|Output|dataOutW [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux10~0 .extended_lut = "off";
defparam \sw2|Input|Mux10~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[28] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[28] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [28]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[28] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[28] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux10~0 (
// Equation(s):
// \sw3|Input|Mux10~0_combout  = ( \sw1|Output|dataOutS [28] & ( \sw2|Output|dataOutE [28] ) ) # ( !\sw1|Output|dataOutS [28] & ( \sw2|Output|dataOutE [28] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [28] & ( !\sw2|Output|dataOutE [28] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [28] & ( !\sw2|Output|dataOutE [28] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [28]),
	.dataf(!\sw2|Output|dataOutE [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux10~0 .extended_lut = "off";
defparam \sw3|Input|Mux10~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[28]~input (
	.i(dataInL30[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[28]~input_o ));
// synopsys translate_off
defparam \dataInL30[28]~input .bus_hold = "false";
defparam \dataInL30[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[28] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux10~0_combout ),
	.asdata(\dataInL30[28]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[28] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [28]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[28] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[28] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux10~0 (
// Equation(s):
// \sw1|Input|Mux10~0_combout  = ( \sw3|Output|dataOutN [28] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[28]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [28]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [28] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[28]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [28])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [28]),
	.datad(!\dataInL4[28]~input_o ),
	.datae(!\sw3|Output|dataOutN [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux10~0 .extended_lut = "off";
defparam \sw1|Input|Mux10~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[28] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[28] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [28]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[28] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[28] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[28] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[28] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[28] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux10~0 (
// Equation(s):
// \sw0|Input|Mux10~0_combout  = ( \sw1|Output|dataOutW [28] & ( \sw2|Output|dataOutN [28] ) ) # ( !\sw1|Output|dataOutW [28] & ( \sw2|Output|dataOutN [28] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [28] & ( !\sw2|Output|dataOutN [28] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [28] & ( !\sw2|Output|dataOutN [28] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [28]),
	.dataf(!\sw2|Output|dataOutN [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux10~0 .extended_lut = "off";
defparam \sw0|Input|Mux10~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[28]~input (
	.i(dataInL[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[28]~input_o ));
// synopsys translate_off
defparam \dataInL[28]~input .bus_hold = "false";
defparam \dataInL[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[28] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux10~0_combout ),
	.asdata(\dataInL[28]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[28] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [28]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[28] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[28] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[28] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[27] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[27] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[27] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[27]~input (
	.i(dataInL4[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[27]~input_o ));
// synopsys translate_off
defparam \dataInL4[27]~input .bus_hold = "false";
defparam \dataInL4[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[27] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[27] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[27] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[27] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[27] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[27] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[27]~input (
	.i(dataInL15[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[27]~input_o ));
// synopsys translate_off
defparam \dataInL15[27]~input .bus_hold = "false";
defparam \dataInL15[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[27] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[27] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux11~0 (
// Equation(s):
// \sw2|Input|Mux11~0_combout  = ( \dataInL15[27]~input_o  & ( \sw3|Output|dataOutW [27] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [27]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[27]~input_o  & ( \sw3|Output|dataOutW [27] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [27]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[27]~input_o  & ( !\sw3|Output|dataOutW [27] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [27])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[27]~input_o  & ( !\sw3|Output|dataOutW [27] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [27]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [27]),
	.datae(!\dataInL15[27]~input_o ),
	.dataf(!\sw3|Output|dataOutW [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux11~0 .extended_lut = "off";
defparam \sw2|Input|Mux11~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[27] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[27] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [27]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[27] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[27] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux11~0 (
// Equation(s):
// \sw3|Input|Mux11~0_combout  = ( \sw1|Output|dataOutS [27] & ( \sw2|Output|dataOutE [27] ) ) # ( !\sw1|Output|dataOutS [27] & ( \sw2|Output|dataOutE [27] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [27] & ( !\sw2|Output|dataOutE [27] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [27] & ( !\sw2|Output|dataOutE [27] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [27]),
	.dataf(!\sw2|Output|dataOutE [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux11~0 .extended_lut = "off";
defparam \sw3|Input|Mux11~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[27]~input (
	.i(dataInL30[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[27]~input_o ));
// synopsys translate_off
defparam \dataInL30[27]~input .bus_hold = "false";
defparam \dataInL30[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[27] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux11~0_combout ),
	.asdata(\dataInL30[27]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[27] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [27]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[27] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[27] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux11~0 (
// Equation(s):
// \sw1|Input|Mux11~0_combout  = ( \sw3|Output|dataOutN [27] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[27]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [27]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [27] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[27]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [27])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [27]),
	.datad(!\dataInL4[27]~input_o ),
	.datae(!\sw3|Output|dataOutN [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux11~0 .extended_lut = "off";
defparam \sw1|Input|Mux11~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[27] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[27] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [27]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[27] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[27] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[27] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[27] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[27] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux11~0 (
// Equation(s):
// \sw0|Input|Mux11~0_combout  = ( \sw1|Output|dataOutW [27] & ( \sw2|Output|dataOutN [27] ) ) # ( !\sw1|Output|dataOutW [27] & ( \sw2|Output|dataOutN [27] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [27] & ( !\sw2|Output|dataOutN [27] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [27] & ( !\sw2|Output|dataOutN [27] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [27]),
	.dataf(!\sw2|Output|dataOutN [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux11~0 .extended_lut = "off";
defparam \sw0|Input|Mux11~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[27]~input (
	.i(dataInL[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[27]~input_o ));
// synopsys translate_off
defparam \dataInL[27]~input .bus_hold = "false";
defparam \dataInL[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[27] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux11~0_combout ),
	.asdata(\dataInL[27]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[27] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [27]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[27] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[27] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[27] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[26] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[26] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[26] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[26]~input (
	.i(dataInL4[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[26]~input_o ));
// synopsys translate_off
defparam \dataInL4[26]~input .bus_hold = "false";
defparam \dataInL4[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[26] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[26] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[26] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[26] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[26] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[26] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[26]~input (
	.i(dataInL15[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[26]~input_o ));
// synopsys translate_off
defparam \dataInL15[26]~input .bus_hold = "false";
defparam \dataInL15[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[26] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[26] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux12~0 (
// Equation(s):
// \sw2|Input|Mux12~0_combout  = ( \dataInL15[26]~input_o  & ( \sw3|Output|dataOutW [26] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [26]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[26]~input_o  & ( \sw3|Output|dataOutW [26] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [26]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[26]~input_o  & ( !\sw3|Output|dataOutW [26] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [26])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[26]~input_o  & ( !\sw3|Output|dataOutW [26] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [26]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [26]),
	.datae(!\dataInL15[26]~input_o ),
	.dataf(!\sw3|Output|dataOutW [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux12~0 .extended_lut = "off";
defparam \sw2|Input|Mux12~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[26] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[26] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [26]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[26] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[26] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux12~0 (
// Equation(s):
// \sw3|Input|Mux12~0_combout  = ( \sw1|Output|dataOutS [26] & ( \sw2|Output|dataOutE [26] ) ) # ( !\sw1|Output|dataOutS [26] & ( \sw2|Output|dataOutE [26] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [26] & ( !\sw2|Output|dataOutE [26] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [26] & ( !\sw2|Output|dataOutE [26] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [26]),
	.dataf(!\sw2|Output|dataOutE [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux12~0 .extended_lut = "off";
defparam \sw3|Input|Mux12~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[26]~input (
	.i(dataInL30[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[26]~input_o ));
// synopsys translate_off
defparam \dataInL30[26]~input .bus_hold = "false";
defparam \dataInL30[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[26] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux12~0_combout ),
	.asdata(\dataInL30[26]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[26] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [26]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[26] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[26] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux12~0 (
// Equation(s):
// \sw1|Input|Mux12~0_combout  = ( \sw3|Output|dataOutN [26] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[26]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [26]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [26] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[26]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [26])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [26]),
	.datad(!\dataInL4[26]~input_o ),
	.datae(!\sw3|Output|dataOutN [26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux12~0 .extended_lut = "off";
defparam \sw1|Input|Mux12~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[26] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[26] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [26]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[26] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[26] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[26] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[26] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[26] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux12~0 (
// Equation(s):
// \sw0|Input|Mux12~0_combout  = ( \sw1|Output|dataOutW [26] & ( \sw2|Output|dataOutN [26] ) ) # ( !\sw1|Output|dataOutW [26] & ( \sw2|Output|dataOutN [26] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [26] & ( !\sw2|Output|dataOutN [26] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [26] & ( !\sw2|Output|dataOutN [26] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [26]),
	.dataf(!\sw2|Output|dataOutN [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux12~0 .extended_lut = "off";
defparam \sw0|Input|Mux12~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[26]~input (
	.i(dataInL[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[26]~input_o ));
// synopsys translate_off
defparam \dataInL[26]~input .bus_hold = "false";
defparam \dataInL[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[26] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux12~0_combout ),
	.asdata(\dataInL[26]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[26] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [26]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[26] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[26] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[26] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[25] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[25] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[25] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[25]~input (
	.i(dataInL4[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[25]~input_o ));
// synopsys translate_off
defparam \dataInL4[25]~input .bus_hold = "false";
defparam \dataInL4[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[25] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[25] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[25] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[25] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[25] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[25] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[25]~input (
	.i(dataInL15[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[25]~input_o ));
// synopsys translate_off
defparam \dataInL15[25]~input .bus_hold = "false";
defparam \dataInL15[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[25] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[25] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux13~0 (
// Equation(s):
// \sw2|Input|Mux13~0_combout  = ( \dataInL15[25]~input_o  & ( \sw3|Output|dataOutW [25] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [25]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[25]~input_o  & ( \sw3|Output|dataOutW [25] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [25]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[25]~input_o  & ( !\sw3|Output|dataOutW [25] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [25])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[25]~input_o  & ( !\sw3|Output|dataOutW [25] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [25]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [25]),
	.datae(!\dataInL15[25]~input_o ),
	.dataf(!\sw3|Output|dataOutW [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux13~0 .extended_lut = "off";
defparam \sw2|Input|Mux13~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[25] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[25] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [25]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[25] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[25] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux13~0 (
// Equation(s):
// \sw3|Input|Mux13~0_combout  = ( \sw1|Output|dataOutS [25] & ( \sw2|Output|dataOutE [25] ) ) # ( !\sw1|Output|dataOutS [25] & ( \sw2|Output|dataOutE [25] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [25] & ( !\sw2|Output|dataOutE [25] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [25] & ( !\sw2|Output|dataOutE [25] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [25]),
	.dataf(!\sw2|Output|dataOutE [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux13~0 .extended_lut = "off";
defparam \sw3|Input|Mux13~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[25]~input (
	.i(dataInL30[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[25]~input_o ));
// synopsys translate_off
defparam \dataInL30[25]~input .bus_hold = "false";
defparam \dataInL30[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[25] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux13~0_combout ),
	.asdata(\dataInL30[25]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[25] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [25]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[25] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[25] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux13~0 (
// Equation(s):
// \sw1|Input|Mux13~0_combout  = ( \sw3|Output|dataOutN [25] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[25]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [25]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [25] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[25]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [25])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [25]),
	.datad(!\dataInL4[25]~input_o ),
	.datae(!\sw3|Output|dataOutN [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux13~0 .extended_lut = "off";
defparam \sw1|Input|Mux13~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[25] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[25] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [25]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[25] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[25] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[25] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[25] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[25] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux13~0 (
// Equation(s):
// \sw0|Input|Mux13~0_combout  = ( \sw1|Output|dataOutW [25] & ( \sw2|Output|dataOutN [25] ) ) # ( !\sw1|Output|dataOutW [25] & ( \sw2|Output|dataOutN [25] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [25] & ( !\sw2|Output|dataOutN [25] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [25] & ( !\sw2|Output|dataOutN [25] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [25]),
	.dataf(!\sw2|Output|dataOutN [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux13~0 .extended_lut = "off";
defparam \sw0|Input|Mux13~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[25]~input (
	.i(dataInL[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[25]~input_o ));
// synopsys translate_off
defparam \dataInL[25]~input .bus_hold = "false";
defparam \dataInL[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[25] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux13~0_combout ),
	.asdata(\dataInL[25]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[25] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [25]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[25] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[25] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[25] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[24] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[24] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[24] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[24]~input (
	.i(dataInL4[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[24]~input_o ));
// synopsys translate_off
defparam \dataInL4[24]~input .bus_hold = "false";
defparam \dataInL4[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[24] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[24] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[24] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[24] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[24] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[24] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[24]~input (
	.i(dataInL15[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[24]~input_o ));
// synopsys translate_off
defparam \dataInL15[24]~input .bus_hold = "false";
defparam \dataInL15[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[24] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[24] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux14~0 (
// Equation(s):
// \sw2|Input|Mux14~0_combout  = ( \dataInL15[24]~input_o  & ( \sw3|Output|dataOutW [24] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [24]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[24]~input_o  & ( \sw3|Output|dataOutW [24] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [24]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[24]~input_o  & ( !\sw3|Output|dataOutW [24] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [24])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[24]~input_o  & ( !\sw3|Output|dataOutW [24] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [24]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [24]),
	.datae(!\dataInL15[24]~input_o ),
	.dataf(!\sw3|Output|dataOutW [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux14~0 .extended_lut = "off";
defparam \sw2|Input|Mux14~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[24] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[24] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [24]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[24] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[24] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux14~0 (
// Equation(s):
// \sw3|Input|Mux14~0_combout  = ( \sw1|Output|dataOutS [24] & ( \sw2|Output|dataOutE [24] ) ) # ( !\sw1|Output|dataOutS [24] & ( \sw2|Output|dataOutE [24] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [24] & ( !\sw2|Output|dataOutE [24] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [24] & ( !\sw2|Output|dataOutE [24] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [24]),
	.dataf(!\sw2|Output|dataOutE [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux14~0 .extended_lut = "off";
defparam \sw3|Input|Mux14~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[24]~input (
	.i(dataInL30[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[24]~input_o ));
// synopsys translate_off
defparam \dataInL30[24]~input .bus_hold = "false";
defparam \dataInL30[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[24] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux14~0_combout ),
	.asdata(\dataInL30[24]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[24] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [24]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[24] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[24] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux14~0 (
// Equation(s):
// \sw1|Input|Mux14~0_combout  = ( \sw3|Output|dataOutN [24] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[24]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [24]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [24] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[24]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [24])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [24]),
	.datad(!\dataInL4[24]~input_o ),
	.datae(!\sw3|Output|dataOutN [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux14~0 .extended_lut = "off";
defparam \sw1|Input|Mux14~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[24] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[24] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [24]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[24] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[24] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[24] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[24] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[24] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux14~0 (
// Equation(s):
// \sw0|Input|Mux14~0_combout  = ( \sw1|Output|dataOutW [24] & ( \sw2|Output|dataOutN [24] ) ) # ( !\sw1|Output|dataOutW [24] & ( \sw2|Output|dataOutN [24] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [24] & ( !\sw2|Output|dataOutN [24] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [24] & ( !\sw2|Output|dataOutN [24] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [24]),
	.dataf(!\sw2|Output|dataOutN [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux14~0 .extended_lut = "off";
defparam \sw0|Input|Mux14~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[24]~input (
	.i(dataInL[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[24]~input_o ));
// synopsys translate_off
defparam \dataInL[24]~input .bus_hold = "false";
defparam \dataInL[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[24] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux14~0_combout ),
	.asdata(\dataInL[24]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[24] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [24]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[24] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[24] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[24] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[23] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[23] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[23] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[23]~input (
	.i(dataInL4[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[23]~input_o ));
// synopsys translate_off
defparam \dataInL4[23]~input .bus_hold = "false";
defparam \dataInL4[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[23] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[23] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[23] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[23] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[23] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[23] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[23]~input (
	.i(dataInL15[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[23]~input_o ));
// synopsys translate_off
defparam \dataInL15[23]~input .bus_hold = "false";
defparam \dataInL15[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[23] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[23] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux15~0 (
// Equation(s):
// \sw2|Input|Mux15~0_combout  = ( \dataInL15[23]~input_o  & ( \sw3|Output|dataOutW [23] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [23]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[23]~input_o  & ( \sw3|Output|dataOutW [23] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [23]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[23]~input_o  & ( !\sw3|Output|dataOutW [23] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [23])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[23]~input_o  & ( !\sw3|Output|dataOutW [23] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [23]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [23]),
	.datae(!\dataInL15[23]~input_o ),
	.dataf(!\sw3|Output|dataOutW [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux15~0 .extended_lut = "off";
defparam \sw2|Input|Mux15~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[23] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[23] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [23]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[23] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[23] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux15~0 (
// Equation(s):
// \sw3|Input|Mux15~0_combout  = ( \sw1|Output|dataOutS [23] & ( \sw2|Output|dataOutE [23] ) ) # ( !\sw1|Output|dataOutS [23] & ( \sw2|Output|dataOutE [23] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [23] & ( !\sw2|Output|dataOutE [23] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [23] & ( !\sw2|Output|dataOutE [23] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [23]),
	.dataf(!\sw2|Output|dataOutE [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux15~0 .extended_lut = "off";
defparam \sw3|Input|Mux15~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[23]~input (
	.i(dataInL30[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[23]~input_o ));
// synopsys translate_off
defparam \dataInL30[23]~input .bus_hold = "false";
defparam \dataInL30[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[23] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux15~0_combout ),
	.asdata(\dataInL30[23]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[23] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [23]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[23] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[23] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux15~0 (
// Equation(s):
// \sw1|Input|Mux15~0_combout  = ( \sw3|Output|dataOutN [23] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[23]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [23]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [23] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[23]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [23])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [23]),
	.datad(!\dataInL4[23]~input_o ),
	.datae(!\sw3|Output|dataOutN [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux15~0 .extended_lut = "off";
defparam \sw1|Input|Mux15~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[23] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[23] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [23]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[23] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[23] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[23] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[23] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[23] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux15~0 (
// Equation(s):
// \sw0|Input|Mux15~0_combout  = ( \sw1|Output|dataOutW [23] & ( \sw2|Output|dataOutN [23] ) ) # ( !\sw1|Output|dataOutW [23] & ( \sw2|Output|dataOutN [23] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [23] & ( !\sw2|Output|dataOutN [23] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [23] & ( !\sw2|Output|dataOutN [23] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [23]),
	.dataf(!\sw2|Output|dataOutN [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux15~0 .extended_lut = "off";
defparam \sw0|Input|Mux15~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[23]~input (
	.i(dataInL[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[23]~input_o ));
// synopsys translate_off
defparam \dataInL[23]~input .bus_hold = "false";
defparam \dataInL[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[23] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux15~0_combout ),
	.asdata(\dataInL[23]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[23] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [23]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[23] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[23] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[23] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[22] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[22] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[22] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[22]~input (
	.i(dataInL4[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[22]~input_o ));
// synopsys translate_off
defparam \dataInL4[22]~input .bus_hold = "false";
defparam \dataInL4[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[22] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[22] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[22] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[22] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[22] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[22] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[22]~input (
	.i(dataInL15[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[22]~input_o ));
// synopsys translate_off
defparam \dataInL15[22]~input .bus_hold = "false";
defparam \dataInL15[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[22] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[22] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux16~0 (
// Equation(s):
// \sw2|Input|Mux16~0_combout  = ( \dataInL15[22]~input_o  & ( \sw3|Output|dataOutW [22] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [22]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[22]~input_o  & ( \sw3|Output|dataOutW [22] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [22]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[22]~input_o  & ( !\sw3|Output|dataOutW [22] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [22])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[22]~input_o  & ( !\sw3|Output|dataOutW [22] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [22]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [22]),
	.datae(!\dataInL15[22]~input_o ),
	.dataf(!\sw3|Output|dataOutW [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux16~0 .extended_lut = "off";
defparam \sw2|Input|Mux16~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux16~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[22] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[22] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [22]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[22] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[22] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux16~0 (
// Equation(s):
// \sw3|Input|Mux16~0_combout  = ( \sw1|Output|dataOutS [22] & ( \sw2|Output|dataOutE [22] ) ) # ( !\sw1|Output|dataOutS [22] & ( \sw2|Output|dataOutE [22] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [22] & ( !\sw2|Output|dataOutE [22] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [22] & ( !\sw2|Output|dataOutE [22] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [22]),
	.dataf(!\sw2|Output|dataOutE [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux16~0 .extended_lut = "off";
defparam \sw3|Input|Mux16~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[22]~input (
	.i(dataInL30[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[22]~input_o ));
// synopsys translate_off
defparam \dataInL30[22]~input .bus_hold = "false";
defparam \dataInL30[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[22] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux16~0_combout ),
	.asdata(\dataInL30[22]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[22] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [22]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[22] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[22] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux16~0 (
// Equation(s):
// \sw1|Input|Mux16~0_combout  = ( \sw3|Output|dataOutN [22] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[22]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [22]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [22] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[22]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [22])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [22]),
	.datad(!\dataInL4[22]~input_o ),
	.datae(!\sw3|Output|dataOutN [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux16~0 .extended_lut = "off";
defparam \sw1|Input|Mux16~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux16~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[22] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[22] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [22]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[22] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[22] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[22] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[22] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[22] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux16~0 (
// Equation(s):
// \sw0|Input|Mux16~0_combout  = ( \sw1|Output|dataOutW [22] & ( \sw2|Output|dataOutN [22] ) ) # ( !\sw1|Output|dataOutW [22] & ( \sw2|Output|dataOutN [22] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [22] & ( !\sw2|Output|dataOutN [22] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [22] & ( !\sw2|Output|dataOutN [22] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [22]),
	.dataf(!\sw2|Output|dataOutN [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux16~0 .extended_lut = "off";
defparam \sw0|Input|Mux16~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[22]~input (
	.i(dataInL[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[22]~input_o ));
// synopsys translate_off
defparam \dataInL[22]~input .bus_hold = "false";
defparam \dataInL[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[22] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux16~0_combout ),
	.asdata(\dataInL[22]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[22] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [22]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[22] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[22] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[22] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[21] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[21] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[21] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[21]~input (
	.i(dataInL4[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[21]~input_o ));
// synopsys translate_off
defparam \dataInL4[21]~input .bus_hold = "false";
defparam \dataInL4[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[21] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[21] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[21] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[21] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[21] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[21] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[21]~input (
	.i(dataInL15[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[21]~input_o ));
// synopsys translate_off
defparam \dataInL15[21]~input .bus_hold = "false";
defparam \dataInL15[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[21] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[21] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux17~0 (
// Equation(s):
// \sw2|Input|Mux17~0_combout  = ( \dataInL15[21]~input_o  & ( \sw3|Output|dataOutW [21] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [21]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[21]~input_o  & ( \sw3|Output|dataOutW [21] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [21]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[21]~input_o  & ( !\sw3|Output|dataOutW [21] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [21])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[21]~input_o  & ( !\sw3|Output|dataOutW [21] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [21]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [21]),
	.datae(!\dataInL15[21]~input_o ),
	.dataf(!\sw3|Output|dataOutW [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux17~0 .extended_lut = "off";
defparam \sw2|Input|Mux17~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[21] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[21] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [21]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[21] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[21] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux17~0 (
// Equation(s):
// \sw3|Input|Mux17~0_combout  = ( \sw1|Output|dataOutS [21] & ( \sw2|Output|dataOutE [21] ) ) # ( !\sw1|Output|dataOutS [21] & ( \sw2|Output|dataOutE [21] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [21] & ( !\sw2|Output|dataOutE [21] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [21] & ( !\sw2|Output|dataOutE [21] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [21]),
	.dataf(!\sw2|Output|dataOutE [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux17~0 .extended_lut = "off";
defparam \sw3|Input|Mux17~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[21]~input (
	.i(dataInL30[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[21]~input_o ));
// synopsys translate_off
defparam \dataInL30[21]~input .bus_hold = "false";
defparam \dataInL30[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[21] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux17~0_combout ),
	.asdata(\dataInL30[21]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[21] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [21]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[21] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[21] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux17~0 (
// Equation(s):
// \sw1|Input|Mux17~0_combout  = ( \sw3|Output|dataOutN [21] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[21]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [21]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [21] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[21]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [21])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [21]),
	.datad(!\dataInL4[21]~input_o ),
	.datae(!\sw3|Output|dataOutN [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux17~0 .extended_lut = "off";
defparam \sw1|Input|Mux17~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[21] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[21] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [21]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[21] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[21] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[21] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[21] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[21] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux17~0 (
// Equation(s):
// \sw0|Input|Mux17~0_combout  = ( \sw1|Output|dataOutW [21] & ( \sw2|Output|dataOutN [21] ) ) # ( !\sw1|Output|dataOutW [21] & ( \sw2|Output|dataOutN [21] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [21] & ( !\sw2|Output|dataOutN [21] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [21] & ( !\sw2|Output|dataOutN [21] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [21]),
	.dataf(!\sw2|Output|dataOutN [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux17~0 .extended_lut = "off";
defparam \sw0|Input|Mux17~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[21]~input (
	.i(dataInL[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[21]~input_o ));
// synopsys translate_off
defparam \dataInL[21]~input .bus_hold = "false";
defparam \dataInL[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[21] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux17~0_combout ),
	.asdata(\dataInL[21]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[21] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [21]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[21] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[21] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[21] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[20] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[20] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[20] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[20]~input (
	.i(dataInL4[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[20]~input_o ));
// synopsys translate_off
defparam \dataInL4[20]~input .bus_hold = "false";
defparam \dataInL4[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[20] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[20] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[20] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[20] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[20] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[20] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[20]~input (
	.i(dataInL15[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[20]~input_o ));
// synopsys translate_off
defparam \dataInL15[20]~input .bus_hold = "false";
defparam \dataInL15[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[20] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[20] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux18~0 (
// Equation(s):
// \sw2|Input|Mux18~0_combout  = ( \dataInL15[20]~input_o  & ( \sw3|Output|dataOutW [20] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [20]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[20]~input_o  & ( \sw3|Output|dataOutW [20] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [20]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[20]~input_o  & ( !\sw3|Output|dataOutW [20] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [20])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[20]~input_o  & ( !\sw3|Output|dataOutW [20] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [20]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [20]),
	.datae(!\dataInL15[20]~input_o ),
	.dataf(!\sw3|Output|dataOutW [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux18~0 .extended_lut = "off";
defparam \sw2|Input|Mux18~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux18~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[20] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[20] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [20]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[20] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[20] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux18~0 (
// Equation(s):
// \sw3|Input|Mux18~0_combout  = ( \sw1|Output|dataOutS [20] & ( \sw2|Output|dataOutE [20] ) ) # ( !\sw1|Output|dataOutS [20] & ( \sw2|Output|dataOutE [20] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [20] & ( !\sw2|Output|dataOutE [20] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [20] & ( !\sw2|Output|dataOutE [20] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [20]),
	.dataf(!\sw2|Output|dataOutE [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux18~0 .extended_lut = "off";
defparam \sw3|Input|Mux18~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[20]~input (
	.i(dataInL30[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[20]~input_o ));
// synopsys translate_off
defparam \dataInL30[20]~input .bus_hold = "false";
defparam \dataInL30[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[20] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux18~0_combout ),
	.asdata(\dataInL30[20]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[20] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [20]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[20] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[20] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux18~0 (
// Equation(s):
// \sw1|Input|Mux18~0_combout  = ( \sw3|Output|dataOutN [20] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[20]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [20]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [20] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[20]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [20])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [20]),
	.datad(!\dataInL4[20]~input_o ),
	.datae(!\sw3|Output|dataOutN [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux18~0 .extended_lut = "off";
defparam \sw1|Input|Mux18~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux18~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[20] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[20] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [20]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[20] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[20] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[20] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[20] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[20] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux18~0 (
// Equation(s):
// \sw0|Input|Mux18~0_combout  = ( \sw1|Output|dataOutW [20] & ( \sw2|Output|dataOutN [20] ) ) # ( !\sw1|Output|dataOutW [20] & ( \sw2|Output|dataOutN [20] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [20] & ( !\sw2|Output|dataOutN [20] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [20] & ( !\sw2|Output|dataOutN [20] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [20]),
	.dataf(!\sw2|Output|dataOutN [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux18~0 .extended_lut = "off";
defparam \sw0|Input|Mux18~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[20]~input (
	.i(dataInL[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[20]~input_o ));
// synopsys translate_off
defparam \dataInL[20]~input .bus_hold = "false";
defparam \dataInL[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[20] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux18~0_combout ),
	.asdata(\dataInL[20]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[20] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [20]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[20] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[20] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[20] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[19] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[19] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[19] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[19]~input (
	.i(dataInL4[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[19]~input_o ));
// synopsys translate_off
defparam \dataInL4[19]~input .bus_hold = "false";
defparam \dataInL4[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[19] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[19] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[19] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[19] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[19] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[19] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[19]~input (
	.i(dataInL15[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[19]~input_o ));
// synopsys translate_off
defparam \dataInL15[19]~input .bus_hold = "false";
defparam \dataInL15[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[19] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[19] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux19~0 (
// Equation(s):
// \sw2|Input|Mux19~0_combout  = ( \dataInL15[19]~input_o  & ( \sw3|Output|dataOutW [19] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [19]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[19]~input_o  & ( \sw3|Output|dataOutW [19] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [19]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[19]~input_o  & ( !\sw3|Output|dataOutW [19] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [19])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[19]~input_o  & ( !\sw3|Output|dataOutW [19] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [19]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [19]),
	.datae(!\dataInL15[19]~input_o ),
	.dataf(!\sw3|Output|dataOutW [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux19~0 .extended_lut = "off";
defparam \sw2|Input|Mux19~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux19~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[19] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[19] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [19]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[19] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[19] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux19~0 (
// Equation(s):
// \sw3|Input|Mux19~0_combout  = ( \sw1|Output|dataOutS [19] & ( \sw2|Output|dataOutE [19] ) ) # ( !\sw1|Output|dataOutS [19] & ( \sw2|Output|dataOutE [19] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [19] & ( !\sw2|Output|dataOutE [19] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [19] & ( !\sw2|Output|dataOutE [19] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [19]),
	.dataf(!\sw2|Output|dataOutE [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux19~0 .extended_lut = "off";
defparam \sw3|Input|Mux19~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[19]~input (
	.i(dataInL30[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[19]~input_o ));
// synopsys translate_off
defparam \dataInL30[19]~input .bus_hold = "false";
defparam \dataInL30[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[19] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux19~0_combout ),
	.asdata(\dataInL30[19]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[19] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [19]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[19] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[19] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux19~0 (
// Equation(s):
// \sw1|Input|Mux19~0_combout  = ( \sw3|Output|dataOutN [19] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[19]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [19]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [19] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[19]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [19])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [19]),
	.datad(!\dataInL4[19]~input_o ),
	.datae(!\sw3|Output|dataOutN [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux19~0 .extended_lut = "off";
defparam \sw1|Input|Mux19~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux19~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[19] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[19] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [19]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[19] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[19] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[19] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[19] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[19] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux19~0 (
// Equation(s):
// \sw0|Input|Mux19~0_combout  = ( \sw1|Output|dataOutW [19] & ( \sw2|Output|dataOutN [19] ) ) # ( !\sw1|Output|dataOutW [19] & ( \sw2|Output|dataOutN [19] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [19] & ( !\sw2|Output|dataOutN [19] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [19] & ( !\sw2|Output|dataOutN [19] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [19]),
	.dataf(!\sw2|Output|dataOutN [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux19~0 .extended_lut = "off";
defparam \sw0|Input|Mux19~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[19]~input (
	.i(dataInL[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[19]~input_o ));
// synopsys translate_off
defparam \dataInL[19]~input .bus_hold = "false";
defparam \dataInL[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[19] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux19~0_combout ),
	.asdata(\dataInL[19]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[19] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [19]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[19] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[19] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[19] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[18] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[18] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[18] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[18]~input (
	.i(dataInL4[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[18]~input_o ));
// synopsys translate_off
defparam \dataInL4[18]~input .bus_hold = "false";
defparam \dataInL4[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[18] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[18] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[18] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[18] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[18] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[18] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[18]~input (
	.i(dataInL15[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[18]~input_o ));
// synopsys translate_off
defparam \dataInL15[18]~input .bus_hold = "false";
defparam \dataInL15[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[18] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[18] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux20~0 (
// Equation(s):
// \sw2|Input|Mux20~0_combout  = ( \dataInL15[18]~input_o  & ( \sw3|Output|dataOutW [18] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [18]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[18]~input_o  & ( \sw3|Output|dataOutW [18] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [18]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[18]~input_o  & ( !\sw3|Output|dataOutW [18] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [18])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[18]~input_o  & ( !\sw3|Output|dataOutW [18] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [18]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [18]),
	.datae(!\dataInL15[18]~input_o ),
	.dataf(!\sw3|Output|dataOutW [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux20~0 .extended_lut = "off";
defparam \sw2|Input|Mux20~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux20~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[18] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[18] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [18]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[18] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[18] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux20~0 (
// Equation(s):
// \sw3|Input|Mux20~0_combout  = ( \sw1|Output|dataOutS [18] & ( \sw2|Output|dataOutE [18] ) ) # ( !\sw1|Output|dataOutS [18] & ( \sw2|Output|dataOutE [18] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [18] & ( !\sw2|Output|dataOutE [18] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [18] & ( !\sw2|Output|dataOutE [18] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [18]),
	.dataf(!\sw2|Output|dataOutE [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux20~0 .extended_lut = "off";
defparam \sw3|Input|Mux20~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[18]~input (
	.i(dataInL30[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[18]~input_o ));
// synopsys translate_off
defparam \dataInL30[18]~input .bus_hold = "false";
defparam \dataInL30[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[18] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux20~0_combout ),
	.asdata(\dataInL30[18]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[18] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [18]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[18] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[18] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux20~0 (
// Equation(s):
// \sw1|Input|Mux20~0_combout  = ( \sw3|Output|dataOutN [18] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[18]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [18]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [18] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[18]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [18])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [18]),
	.datad(!\dataInL4[18]~input_o ),
	.datae(!\sw3|Output|dataOutN [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux20~0 .extended_lut = "off";
defparam \sw1|Input|Mux20~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux20~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[18] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[18] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [18]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[18] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[18] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[18] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[18] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[18] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux20~0 (
// Equation(s):
// \sw0|Input|Mux20~0_combout  = ( \sw1|Output|dataOutW [18] & ( \sw2|Output|dataOutN [18] ) ) # ( !\sw1|Output|dataOutW [18] & ( \sw2|Output|dataOutN [18] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [18] & ( !\sw2|Output|dataOutN [18] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [18] & ( !\sw2|Output|dataOutN [18] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [18]),
	.dataf(!\sw2|Output|dataOutN [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux20~0 .extended_lut = "off";
defparam \sw0|Input|Mux20~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[18]~input (
	.i(dataInL[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[18]~input_o ));
// synopsys translate_off
defparam \dataInL[18]~input .bus_hold = "false";
defparam \dataInL[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[18] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux20~0_combout ),
	.asdata(\dataInL[18]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[18] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [18]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[18] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[18] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[18] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[17] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[17] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[17] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[17]~input (
	.i(dataInL4[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[17]~input_o ));
// synopsys translate_off
defparam \dataInL4[17]~input .bus_hold = "false";
defparam \dataInL4[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[17] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[17] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[17] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[17] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[17] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[17] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[17]~input (
	.i(dataInL15[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[17]~input_o ));
// synopsys translate_off
defparam \dataInL15[17]~input .bus_hold = "false";
defparam \dataInL15[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[17] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[17] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux21~0 (
// Equation(s):
// \sw2|Input|Mux21~0_combout  = ( \dataInL15[17]~input_o  & ( \sw3|Output|dataOutW [17] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [17]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[17]~input_o  & ( \sw3|Output|dataOutW [17] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [17]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[17]~input_o  & ( !\sw3|Output|dataOutW [17] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [17])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[17]~input_o  & ( !\sw3|Output|dataOutW [17] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [17]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [17]),
	.datae(!\dataInL15[17]~input_o ),
	.dataf(!\sw3|Output|dataOutW [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux21~0 .extended_lut = "off";
defparam \sw2|Input|Mux21~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[17] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[17] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [17]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[17] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[17] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux21~0 (
// Equation(s):
// \sw3|Input|Mux21~0_combout  = ( \sw1|Output|dataOutS [17] & ( \sw2|Output|dataOutE [17] ) ) # ( !\sw1|Output|dataOutS [17] & ( \sw2|Output|dataOutE [17] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [17] & ( !\sw2|Output|dataOutE [17] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [17] & ( !\sw2|Output|dataOutE [17] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [17]),
	.dataf(!\sw2|Output|dataOutE [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux21~0 .extended_lut = "off";
defparam \sw3|Input|Mux21~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[17]~input (
	.i(dataInL30[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[17]~input_o ));
// synopsys translate_off
defparam \dataInL30[17]~input .bus_hold = "false";
defparam \dataInL30[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[17] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux21~0_combout ),
	.asdata(\dataInL30[17]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[17] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [17]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[17] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[17] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux21~0 (
// Equation(s):
// \sw1|Input|Mux21~0_combout  = ( \sw3|Output|dataOutN [17] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[17]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [17]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [17] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[17]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [17])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [17]),
	.datad(!\dataInL4[17]~input_o ),
	.datae(!\sw3|Output|dataOutN [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux21~0 .extended_lut = "off";
defparam \sw1|Input|Mux21~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[17] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[17] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [17]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[17] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[17] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[17] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[17] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[17] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux21~0 (
// Equation(s):
// \sw0|Input|Mux21~0_combout  = ( \sw1|Output|dataOutW [17] & ( \sw2|Output|dataOutN [17] ) ) # ( !\sw1|Output|dataOutW [17] & ( \sw2|Output|dataOutN [17] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [17] & ( !\sw2|Output|dataOutN [17] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [17] & ( !\sw2|Output|dataOutN [17] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [17]),
	.dataf(!\sw2|Output|dataOutN [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux21~0 .extended_lut = "off";
defparam \sw0|Input|Mux21~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[17]~input (
	.i(dataInL[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[17]~input_o ));
// synopsys translate_off
defparam \dataInL[17]~input .bus_hold = "false";
defparam \dataInL[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[17] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux21~0_combout ),
	.asdata(\dataInL[17]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[17] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [17]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[17] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[17] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[17] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[16] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[16] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[16] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[16]~input (
	.i(dataInL4[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[16]~input_o ));
// synopsys translate_off
defparam \dataInL4[16]~input .bus_hold = "false";
defparam \dataInL4[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[16] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[16] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[16] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[16] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[16] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[16] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[16]~input (
	.i(dataInL15[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[16]~input_o ));
// synopsys translate_off
defparam \dataInL15[16]~input .bus_hold = "false";
defparam \dataInL15[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[16] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[16] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux22~0 (
// Equation(s):
// \sw2|Input|Mux22~0_combout  = ( \dataInL15[16]~input_o  & ( \sw3|Output|dataOutW [16] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [16]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[16]~input_o  & ( \sw3|Output|dataOutW [16] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [16]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[16]~input_o  & ( !\sw3|Output|dataOutW [16] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [16])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[16]~input_o  & ( !\sw3|Output|dataOutW [16] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [16]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [16]),
	.datae(!\dataInL15[16]~input_o ),
	.dataf(!\sw3|Output|dataOutW [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux22~0 .extended_lut = "off";
defparam \sw2|Input|Mux22~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux22~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[16] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[16] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [16]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[16] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[16] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux22~0 (
// Equation(s):
// \sw3|Input|Mux22~0_combout  = ( \sw1|Output|dataOutS [16] & ( \sw2|Output|dataOutE [16] ) ) # ( !\sw1|Output|dataOutS [16] & ( \sw2|Output|dataOutE [16] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [16] & ( !\sw2|Output|dataOutE [16] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [16] & ( !\sw2|Output|dataOutE [16] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [16]),
	.dataf(!\sw2|Output|dataOutE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux22~0 .extended_lut = "off";
defparam \sw3|Input|Mux22~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[16]~input (
	.i(dataInL30[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[16]~input_o ));
// synopsys translate_off
defparam \dataInL30[16]~input .bus_hold = "false";
defparam \dataInL30[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[16] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux22~0_combout ),
	.asdata(\dataInL30[16]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[16] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [16]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[16] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[16] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux22~0 (
// Equation(s):
// \sw1|Input|Mux22~0_combout  = ( \sw3|Output|dataOutN [16] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[16]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [16]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [16] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[16]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [16])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [16]),
	.datad(!\dataInL4[16]~input_o ),
	.datae(!\sw3|Output|dataOutN [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux22~0 .extended_lut = "off";
defparam \sw1|Input|Mux22~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux22~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[16] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[16] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [16]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[16] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[16] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[16] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[16] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[16] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux22~0 (
// Equation(s):
// \sw0|Input|Mux22~0_combout  = ( \sw1|Output|dataOutW [16] & ( \sw2|Output|dataOutN [16] ) ) # ( !\sw1|Output|dataOutW [16] & ( \sw2|Output|dataOutN [16] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [16] & ( !\sw2|Output|dataOutN [16] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [16] & ( !\sw2|Output|dataOutN [16] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [16]),
	.dataf(!\sw2|Output|dataOutN [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux22~0 .extended_lut = "off";
defparam \sw0|Input|Mux22~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[16]~input (
	.i(dataInL[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[16]~input_o ));
// synopsys translate_off
defparam \dataInL[16]~input .bus_hold = "false";
defparam \dataInL[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[16] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux22~0_combout ),
	.asdata(\dataInL[16]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[16] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [16]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[16] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[16] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[16] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[15] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[15] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[15] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[15]~input (
	.i(dataInL4[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[15]~input_o ));
// synopsys translate_off
defparam \dataInL4[15]~input .bus_hold = "false";
defparam \dataInL4[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[15] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[15] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[15] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[15] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[15] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[15] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[15]~input (
	.i(dataInL15[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[15]~input_o ));
// synopsys translate_off
defparam \dataInL15[15]~input .bus_hold = "false";
defparam \dataInL15[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[15] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[15] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux23~0 (
// Equation(s):
// \sw2|Input|Mux23~0_combout  = ( \dataInL15[15]~input_o  & ( \sw3|Output|dataOutW [15] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [15]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[15]~input_o  & ( \sw3|Output|dataOutW [15] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [15]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[15]~input_o  & ( !\sw3|Output|dataOutW [15] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [15])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[15]~input_o  & ( !\sw3|Output|dataOutW [15] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [15]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [15]),
	.datae(!\dataInL15[15]~input_o ),
	.dataf(!\sw3|Output|dataOutW [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux23~0 .extended_lut = "off";
defparam \sw2|Input|Mux23~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux23~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[15] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[15] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [15]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[15] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[15] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux23~0 (
// Equation(s):
// \sw3|Input|Mux23~0_combout  = ( \sw1|Output|dataOutS [15] & ( \sw2|Output|dataOutE [15] ) ) # ( !\sw1|Output|dataOutS [15] & ( \sw2|Output|dataOutE [15] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [15] & ( !\sw2|Output|dataOutE [15] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [15] & ( !\sw2|Output|dataOutE [15] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [15]),
	.dataf(!\sw2|Output|dataOutE [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux23~0 .extended_lut = "off";
defparam \sw3|Input|Mux23~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[15]~input (
	.i(dataInL30[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[15]~input_o ));
// synopsys translate_off
defparam \dataInL30[15]~input .bus_hold = "false";
defparam \dataInL30[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[15] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux23~0_combout ),
	.asdata(\dataInL30[15]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[15] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [15]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[15] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[15] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux23~0 (
// Equation(s):
// \sw1|Input|Mux23~0_combout  = ( \sw3|Output|dataOutN [15] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[15]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [15]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [15] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[15]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [15])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [15]),
	.datad(!\dataInL4[15]~input_o ),
	.datae(!\sw3|Output|dataOutN [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux23~0 .extended_lut = "off";
defparam \sw1|Input|Mux23~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux23~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[15] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[15] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [15]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[15] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[15] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[15] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[15] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[15] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux23~0 (
// Equation(s):
// \sw0|Input|Mux23~0_combout  = ( \sw1|Output|dataOutW [15] & ( \sw2|Output|dataOutN [15] ) ) # ( !\sw1|Output|dataOutW [15] & ( \sw2|Output|dataOutN [15] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [15] & ( !\sw2|Output|dataOutN [15] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [15] & ( !\sw2|Output|dataOutN [15] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [15]),
	.dataf(!\sw2|Output|dataOutN [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux23~0 .extended_lut = "off";
defparam \sw0|Input|Mux23~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[15]~input (
	.i(dataInL[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[15]~input_o ));
// synopsys translate_off
defparam \dataInL[15]~input .bus_hold = "false";
defparam \dataInL[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[15] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux23~0_combout ),
	.asdata(\dataInL[15]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[15] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [15]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[15] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[15] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[15] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[14] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[14] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[14] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[14]~input (
	.i(dataInL4[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[14]~input_o ));
// synopsys translate_off
defparam \dataInL4[14]~input .bus_hold = "false";
defparam \dataInL4[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[14] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[14] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[14] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[14] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[14] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[14] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[14]~input (
	.i(dataInL15[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[14]~input_o ));
// synopsys translate_off
defparam \dataInL15[14]~input .bus_hold = "false";
defparam \dataInL15[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[14] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[14] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux24~0 (
// Equation(s):
// \sw2|Input|Mux24~0_combout  = ( \dataInL15[14]~input_o  & ( \sw3|Output|dataOutW [14] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [14]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[14]~input_o  & ( \sw3|Output|dataOutW [14] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [14]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[14]~input_o  & ( !\sw3|Output|dataOutW [14] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [14])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[14]~input_o  & ( !\sw3|Output|dataOutW [14] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [14]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [14]),
	.datae(!\dataInL15[14]~input_o ),
	.dataf(!\sw3|Output|dataOutW [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux24~0 .extended_lut = "off";
defparam \sw2|Input|Mux24~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux24~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[14] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[14] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [14]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[14] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[14] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux24~0 (
// Equation(s):
// \sw3|Input|Mux24~0_combout  = ( \sw1|Output|dataOutS [14] & ( \sw2|Output|dataOutE [14] ) ) # ( !\sw1|Output|dataOutS [14] & ( \sw2|Output|dataOutE [14] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [14] & ( !\sw2|Output|dataOutE [14] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [14] & ( !\sw2|Output|dataOutE [14] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [14]),
	.dataf(!\sw2|Output|dataOutE [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux24~0 .extended_lut = "off";
defparam \sw3|Input|Mux24~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[14]~input (
	.i(dataInL30[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[14]~input_o ));
// synopsys translate_off
defparam \dataInL30[14]~input .bus_hold = "false";
defparam \dataInL30[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[14] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux24~0_combout ),
	.asdata(\dataInL30[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[14] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [14]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[14] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[14] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux24~0 (
// Equation(s):
// \sw1|Input|Mux24~0_combout  = ( \sw3|Output|dataOutN [14] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[14]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [14]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [14] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[14]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [14])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [14]),
	.datad(!\dataInL4[14]~input_o ),
	.datae(!\sw3|Output|dataOutN [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux24~0 .extended_lut = "off";
defparam \sw1|Input|Mux24~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux24~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[14] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[14] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [14]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[14] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[14] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[14] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[14] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[14] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux24~0 (
// Equation(s):
// \sw0|Input|Mux24~0_combout  = ( \sw1|Output|dataOutW [14] & ( \sw2|Output|dataOutN [14] ) ) # ( !\sw1|Output|dataOutW [14] & ( \sw2|Output|dataOutN [14] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [14] & ( !\sw2|Output|dataOutN [14] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [14] & ( !\sw2|Output|dataOutN [14] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [14]),
	.dataf(!\sw2|Output|dataOutN [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux24~0 .extended_lut = "off";
defparam \sw0|Input|Mux24~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[14]~input (
	.i(dataInL[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[14]~input_o ));
// synopsys translate_off
defparam \dataInL[14]~input .bus_hold = "false";
defparam \dataInL[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[14] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux24~0_combout ),
	.asdata(\dataInL[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[14] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [14]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[14] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[14] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[14] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[13] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[13] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[13] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[13]~input (
	.i(dataInL4[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[13]~input_o ));
// synopsys translate_off
defparam \dataInL4[13]~input .bus_hold = "false";
defparam \dataInL4[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[13] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[13] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[13] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[13] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[13] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[13] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[13]~input (
	.i(dataInL15[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[13]~input_o ));
// synopsys translate_off
defparam \dataInL15[13]~input .bus_hold = "false";
defparam \dataInL15[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[13] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[13] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux25~0 (
// Equation(s):
// \sw2|Input|Mux25~0_combout  = ( \dataInL15[13]~input_o  & ( \sw3|Output|dataOutW [13] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [13]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[13]~input_o  & ( \sw3|Output|dataOutW [13] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [13]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[13]~input_o  & ( !\sw3|Output|dataOutW [13] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [13])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[13]~input_o  & ( !\sw3|Output|dataOutW [13] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [13]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [13]),
	.datae(!\dataInL15[13]~input_o ),
	.dataf(!\sw3|Output|dataOutW [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux25~0 .extended_lut = "off";
defparam \sw2|Input|Mux25~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux25~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[13] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[13] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [13]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[13] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[13] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux25~0 (
// Equation(s):
// \sw3|Input|Mux25~0_combout  = ( \sw1|Output|dataOutS [13] & ( \sw2|Output|dataOutE [13] ) ) # ( !\sw1|Output|dataOutS [13] & ( \sw2|Output|dataOutE [13] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [13] & ( !\sw2|Output|dataOutE [13] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [13] & ( !\sw2|Output|dataOutE [13] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [13]),
	.dataf(!\sw2|Output|dataOutE [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux25~0 .extended_lut = "off";
defparam \sw3|Input|Mux25~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[13]~input (
	.i(dataInL30[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[13]~input_o ));
// synopsys translate_off
defparam \dataInL30[13]~input .bus_hold = "false";
defparam \dataInL30[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[13] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux25~0_combout ),
	.asdata(\dataInL30[13]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[13] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [13]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[13] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[13] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux25~0 (
// Equation(s):
// \sw1|Input|Mux25~0_combout  = ( \sw3|Output|dataOutN [13] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[13]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [13]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [13] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[13]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [13])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [13]),
	.datad(!\dataInL4[13]~input_o ),
	.datae(!\sw3|Output|dataOutN [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux25~0 .extended_lut = "off";
defparam \sw1|Input|Mux25~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux25~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[13] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[13] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [13]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[13] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[13] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[13] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[13] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[13] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux25~0 (
// Equation(s):
// \sw0|Input|Mux25~0_combout  = ( \sw1|Output|dataOutW [13] & ( \sw2|Output|dataOutN [13] ) ) # ( !\sw1|Output|dataOutW [13] & ( \sw2|Output|dataOutN [13] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [13] & ( !\sw2|Output|dataOutN [13] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [13] & ( !\sw2|Output|dataOutN [13] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [13]),
	.dataf(!\sw2|Output|dataOutN [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux25~0 .extended_lut = "off";
defparam \sw0|Input|Mux25~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[13]~input (
	.i(dataInL[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[13]~input_o ));
// synopsys translate_off
defparam \dataInL[13]~input .bus_hold = "false";
defparam \dataInL[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[13] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux25~0_combout ),
	.asdata(\dataInL[13]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[13] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [13]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[13] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[13] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[13] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[12] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[12] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[12] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[12]~input (
	.i(dataInL4[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[12]~input_o ));
// synopsys translate_off
defparam \dataInL4[12]~input .bus_hold = "false";
defparam \dataInL4[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[12] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[12] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[12] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[12] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[12] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[12] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[12]~input (
	.i(dataInL15[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[12]~input_o ));
// synopsys translate_off
defparam \dataInL15[12]~input .bus_hold = "false";
defparam \dataInL15[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[12] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[12] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux26~0 (
// Equation(s):
// \sw2|Input|Mux26~0_combout  = ( \dataInL15[12]~input_o  & ( \sw3|Output|dataOutW [12] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [12]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[12]~input_o  & ( \sw3|Output|dataOutW [12] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [12]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[12]~input_o  & ( !\sw3|Output|dataOutW [12] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [12])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[12]~input_o  & ( !\sw3|Output|dataOutW [12] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [12]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [12]),
	.datae(!\dataInL15[12]~input_o ),
	.dataf(!\sw3|Output|dataOutW [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux26~0 .extended_lut = "off";
defparam \sw2|Input|Mux26~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux26~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[12] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[12] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [12]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[12] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[12] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux26~0 (
// Equation(s):
// \sw3|Input|Mux26~0_combout  = ( \sw1|Output|dataOutS [12] & ( \sw2|Output|dataOutE [12] ) ) # ( !\sw1|Output|dataOutS [12] & ( \sw2|Output|dataOutE [12] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [12] & ( !\sw2|Output|dataOutE [12] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [12] & ( !\sw2|Output|dataOutE [12] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [12]),
	.dataf(!\sw2|Output|dataOutE [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux26~0 .extended_lut = "off";
defparam \sw3|Input|Mux26~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[12]~input (
	.i(dataInL30[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[12]~input_o ));
// synopsys translate_off
defparam \dataInL30[12]~input .bus_hold = "false";
defparam \dataInL30[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[12] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux26~0_combout ),
	.asdata(\dataInL30[12]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[12] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [12]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[12] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[12] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux26~0 (
// Equation(s):
// \sw1|Input|Mux26~0_combout  = ( \sw3|Output|dataOutN [12] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[12]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [12]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [12] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[12]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [12])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [12]),
	.datad(!\dataInL4[12]~input_o ),
	.datae(!\sw3|Output|dataOutN [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux26~0 .extended_lut = "off";
defparam \sw1|Input|Mux26~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux26~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[12] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[12] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [12]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[12] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[12] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[12] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[12] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[12] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux26~0 (
// Equation(s):
// \sw0|Input|Mux26~0_combout  = ( \sw1|Output|dataOutW [12] & ( \sw2|Output|dataOutN [12] ) ) # ( !\sw1|Output|dataOutW [12] & ( \sw2|Output|dataOutN [12] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [12] & ( !\sw2|Output|dataOutN [12] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [12] & ( !\sw2|Output|dataOutN [12] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [12]),
	.dataf(!\sw2|Output|dataOutN [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux26~0 .extended_lut = "off";
defparam \sw0|Input|Mux26~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[12]~input (
	.i(dataInL[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[12]~input_o ));
// synopsys translate_off
defparam \dataInL[12]~input .bus_hold = "false";
defparam \dataInL[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[12] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux26~0_combout ),
	.asdata(\dataInL[12]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[12] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [12]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[12] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[12] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[12] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[11] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[11] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[11] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[11]~input (
	.i(dataInL4[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[11]~input_o ));
// synopsys translate_off
defparam \dataInL4[11]~input .bus_hold = "false";
defparam \dataInL4[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[11] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[11] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[11] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[11] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[11] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[11] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[11]~input (
	.i(dataInL15[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[11]~input_o ));
// synopsys translate_off
defparam \dataInL15[11]~input .bus_hold = "false";
defparam \dataInL15[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[11] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[11] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux27~0 (
// Equation(s):
// \sw2|Input|Mux27~0_combout  = ( \dataInL15[11]~input_o  & ( \sw3|Output|dataOutW [11] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [11]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[11]~input_o  & ( \sw3|Output|dataOutW [11] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [11]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[11]~input_o  & ( !\sw3|Output|dataOutW [11] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [11])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[11]~input_o  & ( !\sw3|Output|dataOutW [11] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [11]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [11]),
	.datae(!\dataInL15[11]~input_o ),
	.dataf(!\sw3|Output|dataOutW [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux27~0 .extended_lut = "off";
defparam \sw2|Input|Mux27~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux27~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[11] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[11] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [11]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[11] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[11] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux27~0 (
// Equation(s):
// \sw3|Input|Mux27~0_combout  = ( \sw1|Output|dataOutS [11] & ( \sw2|Output|dataOutE [11] ) ) # ( !\sw1|Output|dataOutS [11] & ( \sw2|Output|dataOutE [11] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [11] & ( !\sw2|Output|dataOutE [11] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [11] & ( !\sw2|Output|dataOutE [11] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [11]),
	.dataf(!\sw2|Output|dataOutE [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux27~0 .extended_lut = "off";
defparam \sw3|Input|Mux27~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[11]~input (
	.i(dataInL30[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[11]~input_o ));
// synopsys translate_off
defparam \dataInL30[11]~input .bus_hold = "false";
defparam \dataInL30[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[11] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux27~0_combout ),
	.asdata(\dataInL30[11]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[11] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [11]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[11] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[11] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux27~0 (
// Equation(s):
// \sw1|Input|Mux27~0_combout  = ( \sw3|Output|dataOutN [11] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[11]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [11]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [11] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[11]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [11])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [11]),
	.datad(!\dataInL4[11]~input_o ),
	.datae(!\sw3|Output|dataOutN [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux27~0 .extended_lut = "off";
defparam \sw1|Input|Mux27~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux27~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[11] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[11] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [11]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[11] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[11] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[11] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[11] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[11] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux27~0 (
// Equation(s):
// \sw0|Input|Mux27~0_combout  = ( \sw1|Output|dataOutW [11] & ( \sw2|Output|dataOutN [11] ) ) # ( !\sw1|Output|dataOutW [11] & ( \sw2|Output|dataOutN [11] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [11] & ( !\sw2|Output|dataOutN [11] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [11] & ( !\sw2|Output|dataOutN [11] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [11]),
	.dataf(!\sw2|Output|dataOutN [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux27~0 .extended_lut = "off";
defparam \sw0|Input|Mux27~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[11]~input (
	.i(dataInL[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[11]~input_o ));
// synopsys translate_off
defparam \dataInL[11]~input .bus_hold = "false";
defparam \dataInL[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[11] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux27~0_combout ),
	.asdata(\dataInL[11]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[11] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [11]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[11] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[11] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[11] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[10] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[10] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[10]~input (
	.i(dataInL4[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[10]~input_o ));
// synopsys translate_off
defparam \dataInL4[10]~input .bus_hold = "false";
defparam \dataInL4[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[10] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[10] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[10] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[10] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[10] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[10]~input (
	.i(dataInL15[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[10]~input_o ));
// synopsys translate_off
defparam \dataInL15[10]~input .bus_hold = "false";
defparam \dataInL15[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[10] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[10] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux28~0 (
// Equation(s):
// \sw2|Input|Mux28~0_combout  = ( \dataInL15[10]~input_o  & ( \sw3|Output|dataOutW [10] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [10]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[10]~input_o  & ( \sw3|Output|dataOutW [10] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [10]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[10]~input_o  & ( !\sw3|Output|dataOutW [10] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [10])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[10]~input_o  & ( !\sw3|Output|dataOutW [10] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [10]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [10]),
	.datae(!\dataInL15[10]~input_o ),
	.dataf(!\sw3|Output|dataOutW [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux28~0 .extended_lut = "off";
defparam \sw2|Input|Mux28~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux28~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[10] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[10] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [10]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[10] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[10] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux28~0 (
// Equation(s):
// \sw3|Input|Mux28~0_combout  = ( \sw1|Output|dataOutS [10] & ( \sw2|Output|dataOutE [10] ) ) # ( !\sw1|Output|dataOutS [10] & ( \sw2|Output|dataOutE [10] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [10] & ( !\sw2|Output|dataOutE [10] & ( (!\sw3|Input|port [1] & 
// ((!\sw3|Input|port [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) 
// ) ) # ( !\sw1|Output|dataOutS [10] & ( !\sw2|Output|dataOutE [10] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [10]),
	.dataf(!\sw2|Output|dataOutE [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux28~0 .extended_lut = "off";
defparam \sw3|Input|Mux28~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[10]~input (
	.i(dataInL30[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[10]~input_o ));
// synopsys translate_off
defparam \dataInL30[10]~input .bus_hold = "false";
defparam \dataInL30[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[10] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux28~0_combout ),
	.asdata(\dataInL30[10]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[10] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [10]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[10] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[10] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux28~0 (
// Equation(s):
// \sw1|Input|Mux28~0_combout  = ( \sw3|Output|dataOutN [10] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[10]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [10]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [10] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[10]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [10])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [10]),
	.datad(!\dataInL4[10]~input_o ),
	.datae(!\sw3|Output|dataOutN [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux28~0 .extended_lut = "off";
defparam \sw1|Input|Mux28~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux28~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[10] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[10] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [10]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[10] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[10] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[10] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[10] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[10] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux28~0 (
// Equation(s):
// \sw0|Input|Mux28~0_combout  = ( \sw1|Output|dataOutW [10] & ( \sw2|Output|dataOutN [10] ) ) # ( !\sw1|Output|dataOutW [10] & ( \sw2|Output|dataOutN [10] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [10] & ( !\sw2|Output|dataOutN [10] 
// & ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( 
// !\sw1|Output|dataOutW [10] & ( !\sw2|Output|dataOutN [10] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # 
// (\sw0|Input|port [2] & (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [10]),
	.dataf(!\sw2|Output|dataOutN [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux28~0 .extended_lut = "off";
defparam \sw0|Input|Mux28~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[10]~input (
	.i(dataInL[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[10]~input_o ));
// synopsys translate_off
defparam \dataInL[10]~input .bus_hold = "false";
defparam \dataInL[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[10] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux28~0_combout ),
	.asdata(\dataInL[10]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[10] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [10]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[10] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[10] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[10] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[9] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[9] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[9]~input (
	.i(dataInL4[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[9]~input_o ));
// synopsys translate_off
defparam \dataInL4[9]~input .bus_hold = "false";
defparam \dataInL4[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[9] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[9] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[9] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[9] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[9] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[9]~input (
	.i(dataInL15[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[9]~input_o ));
// synopsys translate_off
defparam \dataInL15[9]~input .bus_hold = "false";
defparam \dataInL15[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[9] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[9] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux29~0 (
// Equation(s):
// \sw2|Input|Mux29~0_combout  = ( \dataInL15[9]~input_o  & ( \sw3|Output|dataOutW [9] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [9]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[9]~input_o  & ( \sw3|Output|dataOutW [9] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [9]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[9]~input_o  & ( !\sw3|Output|dataOutW [9] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [9])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[9]~input_o  & ( !\sw3|Output|dataOutW [9] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [9]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [9]),
	.datae(!\dataInL15[9]~input_o ),
	.dataf(!\sw3|Output|dataOutW [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux29~0 .extended_lut = "off";
defparam \sw2|Input|Mux29~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[9] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[9] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [9]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[9] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[9] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux29~0 (
// Equation(s):
// \sw3|Input|Mux29~0_combout  = ( \sw1|Output|dataOutS [9] & ( \sw2|Output|dataOutE [9] ) ) # ( !\sw1|Output|dataOutS [9] & ( \sw2|Output|dataOutE [9] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [9] & ( !\sw2|Output|dataOutE [9] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port 
// [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) ) ) # ( 
// !\sw1|Output|dataOutS [9] & ( !\sw2|Output|dataOutE [9] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [9]),
	.dataf(!\sw2|Output|dataOutE [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux29~0 .extended_lut = "off";
defparam \sw3|Input|Mux29~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[9]~input (
	.i(dataInL30[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[9]~input_o ));
// synopsys translate_off
defparam \dataInL30[9]~input .bus_hold = "false";
defparam \dataInL30[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[9] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux29~0_combout ),
	.asdata(\dataInL30[9]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[9] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [9]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[9] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[9] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux29~0 (
// Equation(s):
// \sw1|Input|Mux29~0_combout  = ( \sw3|Output|dataOutN [9] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[9]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [9]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [9] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[9]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [9])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [9]),
	.datad(!\dataInL4[9]~input_o ),
	.datae(!\sw3|Output|dataOutN [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux29~0 .extended_lut = "off";
defparam \sw1|Input|Mux29~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[9] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[9] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [9]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[9] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[9] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[9] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[9] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[9] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux29~0 (
// Equation(s):
// \sw0|Input|Mux29~0_combout  = ( \sw1|Output|dataOutW [9] & ( \sw2|Output|dataOutN [9] ) ) # ( !\sw1|Output|dataOutW [9] & ( \sw2|Output|dataOutN [9] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [9] & ( !\sw2|Output|dataOutN [9] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [9] & ( !\sw2|Output|dataOutN [9] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [9]),
	.dataf(!\sw2|Output|dataOutN [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux29~0 .extended_lut = "off";
defparam \sw0|Input|Mux29~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[9]~input (
	.i(dataInL[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[9]~input_o ));
// synopsys translate_off
defparam \dataInL[9]~input .bus_hold = "false";
defparam \dataInL[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[9] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux29~0_combout ),
	.asdata(\dataInL[9]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[9] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [9]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[9] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[9] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[9] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[8] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[8] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[8] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[8]~input (
	.i(dataInL4[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[8]~input_o ));
// synopsys translate_off
defparam \dataInL4[8]~input .bus_hold = "false";
defparam \dataInL4[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[8] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[8] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[8] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[8] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[8] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[8] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[8]~input (
	.i(dataInL15[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[8]~input_o ));
// synopsys translate_off
defparam \dataInL15[8]~input .bus_hold = "false";
defparam \dataInL15[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[8] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[8] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux30~0 (
// Equation(s):
// \sw2|Input|Mux30~0_combout  = ( \dataInL15[8]~input_o  & ( \sw3|Output|dataOutW [8] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [8]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[8]~input_o  & ( \sw3|Output|dataOutW [8] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [8]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[8]~input_o  & ( !\sw3|Output|dataOutW [8] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [8])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[8]~input_o  & ( !\sw3|Output|dataOutW [8] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [8]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [8]),
	.datae(!\dataInL15[8]~input_o ),
	.dataf(!\sw3|Output|dataOutW [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux30~0 .extended_lut = "off";
defparam \sw2|Input|Mux30~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux30~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[8] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[8] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [8]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[8] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[8] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux30~0 (
// Equation(s):
// \sw3|Input|Mux30~0_combout  = ( \sw1|Output|dataOutS [8] & ( \sw2|Output|dataOutE [8] ) ) # ( !\sw1|Output|dataOutS [8] & ( \sw2|Output|dataOutE [8] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [8] & ( !\sw2|Output|dataOutE [8] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port 
// [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) ) ) # ( 
// !\sw1|Output|dataOutS [8] & ( !\sw2|Output|dataOutE [8] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [8]),
	.dataf(!\sw2|Output|dataOutE [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux30~0 .extended_lut = "off";
defparam \sw3|Input|Mux30~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[8]~input (
	.i(dataInL30[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[8]~input_o ));
// synopsys translate_off
defparam \dataInL30[8]~input .bus_hold = "false";
defparam \dataInL30[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[8] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux30~0_combout ),
	.asdata(\dataInL30[8]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[8] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [8]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[8] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[8] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux30~0 (
// Equation(s):
// \sw1|Input|Mux30~0_combout  = ( \sw3|Output|dataOutN [8] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[8]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [8]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [8] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[8]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [8])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [8]),
	.datad(!\dataInL4[8]~input_o ),
	.datae(!\sw3|Output|dataOutN [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux30~0 .extended_lut = "off";
defparam \sw1|Input|Mux30~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux30~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[8] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[8] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [8]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[8] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[8] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[8] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[8] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[8] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux30~0 (
// Equation(s):
// \sw0|Input|Mux30~0_combout  = ( \sw1|Output|dataOutW [8] & ( \sw2|Output|dataOutN [8] ) ) # ( !\sw1|Output|dataOutW [8] & ( \sw2|Output|dataOutN [8] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [8] & ( !\sw2|Output|dataOutN [8] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [8] & ( !\sw2|Output|dataOutN [8] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [8]),
	.dataf(!\sw2|Output|dataOutN [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux30~0 .extended_lut = "off";
defparam \sw0|Input|Mux30~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[8]~input (
	.i(dataInL[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[8]~input_o ));
// synopsys translate_off
defparam \dataInL[8]~input .bus_hold = "false";
defparam \dataInL[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[8] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux30~0_combout ),
	.asdata(\dataInL[8]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[8] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [8]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[8] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[8] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[8] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[7] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[7] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[7]~input (
	.i(dataInL4[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[7]~input_o ));
// synopsys translate_off
defparam \dataInL4[7]~input .bus_hold = "false";
defparam \dataInL4[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[7] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[7] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[7] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[7] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[7] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[7]~input (
	.i(dataInL15[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[7]~input_o ));
// synopsys translate_off
defparam \dataInL15[7]~input .bus_hold = "false";
defparam \dataInL15[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[7] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[7] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux31~0 (
// Equation(s):
// \sw2|Input|Mux31~0_combout  = ( \dataInL15[7]~input_o  & ( \sw3|Output|dataOutW [7] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [7]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[7]~input_o  & ( \sw3|Output|dataOutW [7] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [7]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[7]~input_o  & ( !\sw3|Output|dataOutW [7] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [7])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[7]~input_o  & ( !\sw3|Output|dataOutW [7] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [7]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [7]),
	.datae(!\dataInL15[7]~input_o ),
	.dataf(!\sw3|Output|dataOutW [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux31~0 .extended_lut = "off";
defparam \sw2|Input|Mux31~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux31~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[7] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[7] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [7]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[7] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[7] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux31~0 (
// Equation(s):
// \sw3|Input|Mux31~0_combout  = ( \sw1|Output|dataOutS [7] & ( \sw2|Output|dataOutE [7] ) ) # ( !\sw1|Output|dataOutS [7] & ( \sw2|Output|dataOutE [7] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [7] & ( !\sw2|Output|dataOutE [7] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port 
// [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) ) ) # ( 
// !\sw1|Output|dataOutS [7] & ( !\sw2|Output|dataOutE [7] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [7]),
	.dataf(!\sw2|Output|dataOutE [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux31~0 .extended_lut = "off";
defparam \sw3|Input|Mux31~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[7]~input (
	.i(dataInL30[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[7]~input_o ));
// synopsys translate_off
defparam \dataInL30[7]~input .bus_hold = "false";
defparam \dataInL30[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[7] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux31~0_combout ),
	.asdata(\dataInL30[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[7] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [7]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[7] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[7] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux31~0 (
// Equation(s):
// \sw1|Input|Mux31~0_combout  = ( \sw3|Output|dataOutN [7] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[7]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [7]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [7] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[7]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [7])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [7]),
	.datad(!\dataInL4[7]~input_o ),
	.datae(!\sw3|Output|dataOutN [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux31~0 .extended_lut = "off";
defparam \sw1|Input|Mux31~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux31~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[7] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[7] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [7]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[7] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[7] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[7] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[7] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[7] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux31~0 (
// Equation(s):
// \sw0|Input|Mux31~0_combout  = ( \sw1|Output|dataOutW [7] & ( \sw2|Output|dataOutN [7] ) ) # ( !\sw1|Output|dataOutW [7] & ( \sw2|Output|dataOutN [7] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [7] & ( !\sw2|Output|dataOutN [7] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [7] & ( !\sw2|Output|dataOutN [7] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [7]),
	.dataf(!\sw2|Output|dataOutN [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux31~0 .extended_lut = "off";
defparam \sw0|Input|Mux31~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[7]~input (
	.i(dataInL[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[7]~input_o ));
// synopsys translate_off
defparam \dataInL[7]~input .bus_hold = "false";
defparam \dataInL[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[7] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux31~0_combout ),
	.asdata(\dataInL[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[7] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [7]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[7] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[7] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[7] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[6] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[6] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[6]~input (
	.i(dataInL4[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[6]~input_o ));
// synopsys translate_off
defparam \dataInL4[6]~input .bus_hold = "false";
defparam \dataInL4[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[6] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[6] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[6] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[6] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[6] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[6]~input (
	.i(dataInL15[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[6]~input_o ));
// synopsys translate_off
defparam \dataInL15[6]~input .bus_hold = "false";
defparam \dataInL15[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[6] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[6] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux32~0 (
// Equation(s):
// \sw2|Input|Mux32~0_combout  = ( \dataInL15[6]~input_o  & ( \sw3|Output|dataOutW [6] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [6]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[6]~input_o  & ( \sw3|Output|dataOutW [6] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [6]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[6]~input_o  & ( !\sw3|Output|dataOutW [6] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [6])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[6]~input_o  & ( !\sw3|Output|dataOutW [6] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [6]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [6]),
	.datae(!\dataInL15[6]~input_o ),
	.dataf(!\sw3|Output|dataOutW [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux32~0 .extended_lut = "off";
defparam \sw2|Input|Mux32~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux32~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[6] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[6] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [6]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[6] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[6] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux32~0 (
// Equation(s):
// \sw3|Input|Mux32~0_combout  = ( \sw1|Output|dataOutS [6] & ( \sw2|Output|dataOutE [6] ) ) # ( !\sw1|Output|dataOutS [6] & ( \sw2|Output|dataOutE [6] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [6] & ( !\sw2|Output|dataOutE [6] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port 
// [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) ) ) # ( 
// !\sw1|Output|dataOutS [6] & ( !\sw2|Output|dataOutE [6] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [6]),
	.dataf(!\sw2|Output|dataOutE [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux32~0 .extended_lut = "off";
defparam \sw3|Input|Mux32~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[6]~input (
	.i(dataInL30[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[6]~input_o ));
// synopsys translate_off
defparam \dataInL30[6]~input .bus_hold = "false";
defparam \dataInL30[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[6] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux32~0_combout ),
	.asdata(\dataInL30[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[6] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [6]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[6] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[6] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux32~0 (
// Equation(s):
// \sw1|Input|Mux32~0_combout  = ( \sw3|Output|dataOutN [6] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[6]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [6]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [6] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[6]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [6])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [6]),
	.datad(!\dataInL4[6]~input_o ),
	.datae(!\sw3|Output|dataOutN [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux32~0 .extended_lut = "off";
defparam \sw1|Input|Mux32~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux32~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[6] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[6] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [6]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[6] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[6] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[6] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[6] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[6] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux32~0 (
// Equation(s):
// \sw0|Input|Mux32~0_combout  = ( \sw1|Output|dataOutW [6] & ( \sw2|Output|dataOutN [6] ) ) # ( !\sw1|Output|dataOutW [6] & ( \sw2|Output|dataOutN [6] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [6] & ( !\sw2|Output|dataOutN [6] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [6] & ( !\sw2|Output|dataOutN [6] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [6]),
	.dataf(!\sw2|Output|dataOutN [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux32~0 .extended_lut = "off";
defparam \sw0|Input|Mux32~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[6]~input (
	.i(dataInL[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[6]~input_o ));
// synopsys translate_off
defparam \dataInL[6]~input .bus_hold = "false";
defparam \dataInL[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[6] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux32~0_combout ),
	.asdata(\dataInL[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[6] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [6]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[6] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[6] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[6] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutE[5] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutE[5] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutE[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL4[5]~input (
	.i(dataInL4[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL4[5]~input_o ));
// synopsys translate_off
defparam \dataInL4[5]~input .bus_hold = "false";
defparam \dataInL4[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw1|Output|dataOutS[5] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutS[5] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutS[5] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutS[5] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutS[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutS[5] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutS[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \dataInL15[5]~input (
	.i(dataInL15[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL15[5]~input_o ));
// synopsys translate_off
defparam \dataInL15[5]~input .bus_hold = "false";
defparam \dataInL15[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Output|dataOutW[5] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutW[5] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutW[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Input|Mux33~0 (
// Equation(s):
// \sw2|Input|Mux33~0_combout  = ( \dataInL15[5]~input_o  & ( \sw3|Output|dataOutW [5] & ( ((!\sw2|Input|DataFiFo[33]~6_combout ) # ((!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [5]))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[5]~input_o  & ( \sw3|Output|dataOutW [5] & ( ((!\sw2|Input|DataFiFo[33]~6_combout  & (\sw2|Input|DataFiFo[33]~7_combout )) # (\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [5]))) # 
// (\sw2|Input|Mux36~1_combout ) ) ) ) # ( \dataInL15[5]~input_o  & ( !\sw3|Output|dataOutW [5] & ( ((!\sw2|Input|DataFiFo[33]~7_combout  & ((!\sw2|Input|DataFiFo[33]~6_combout ) # (\sw0|Output|dataOutS [5])))) # (\sw2|Input|Mux36~1_combout ) ) ) ) # ( 
// !\dataInL15[5]~input_o  & ( !\sw3|Output|dataOutW [5] & ( ((\sw2|Input|DataFiFo[33]~6_combout  & (!\sw2|Input|DataFiFo[33]~7_combout  & \sw0|Output|dataOutS [5]))) # (\sw2|Input|Mux36~1_combout ) ) ) )

	.dataa(!\sw2|Input|Mux36~1_combout ),
	.datab(!\sw2|Input|DataFiFo[33]~6_combout ),
	.datac(!\sw2|Input|DataFiFo[33]~7_combout ),
	.datad(!\sw0|Output|dataOutS [5]),
	.datae(!\dataInL15[5]~input_o ),
	.dataf(!\sw3|Output|dataOutW [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Input|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Input|Mux33~0 .extended_lut = "off";
defparam \sw2|Input|Mux33~0 .lut_mask = 64'h5575D5F55D7DDDFD;
defparam \sw2|Input|Mux33~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Input|DataFiFo[5] (
	.clk(\clk~input_o ),
	.d(\sw2|Input|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Input|DataFiFo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Input|DataFiFo[5] .is_wysiwyg = "true";
defparam \sw2|Input|DataFiFo[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw2|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw2|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw2|Input|DataFiFo [5]}),
	.portaaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw2|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw2|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 4;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 15;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 37;
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw2|Output|dataOutE[5] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutE[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutE[5] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutE[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Input|Mux33~0 (
// Equation(s):
// \sw3|Input|Mux33~0_combout  = ( \sw1|Output|dataOutS [5] & ( \sw2|Output|dataOutE [5] ) ) # ( !\sw1|Output|dataOutS [5] & ( \sw2|Output|dataOutE [5] & ( (!\sw3|Input|port [2] & ((!\sw3|Input|port [1]) # (!\sw3|Input|port [0] $ 
// (\sw3|Input|always0~0_combout )))) # (\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((\sw3|Input|port [0] & \sw3|Input|always0~0_combout ))))) ) ) ) # ( \sw1|Output|dataOutS [5] & ( !\sw2|Output|dataOutE [5] & ( (!\sw3|Input|port [1] & ((!\sw3|Input|port 
// [2] & ((\sw3|Input|always0~0_combout ) # (\sw3|Input|port [0]))) # (\sw3|Input|port [2] & (\sw3|Input|port [0] & \sw3|Input|always0~0_combout )))) # (\sw3|Input|port [1] & (((!\sw3|Input|port [0]) # (!\sw3|Input|always0~0_combout )))) ) ) ) # ( 
// !\sw1|Output|dataOutS [5] & ( !\sw2|Output|dataOutE [5] & ( (!\sw3|Input|port [2] & (!\sw3|Input|port [1] $ (((!\sw3|Input|port [0] & !\sw3|Input|always0~0_combout ))))) ) ) )

	.dataa(!\sw3|Input|port [2]),
	.datab(!\sw3|Input|port [1]),
	.datac(!\sw3|Input|port [0]),
	.datad(!\sw3|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutS [5]),
	.dataf(!\sw2|Output|dataOutE [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Input|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Input|Mux33~0 .extended_lut = "off";
defparam \sw3|Input|Mux33~0 .lut_mask = 64'h28883BBCECCBFFFF;
defparam \sw3|Input|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL30[5]~input (
	.i(dataInL30[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL30[5]~input_o ));
// synopsys translate_off
defparam \dataInL30[5]~input .bus_hold = "false";
defparam \dataInL30[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw3|Input|DataFiFo[5] (
	.clk(\clk~input_o ),
	.d(\sw3|Input|Mux33~0_combout ),
	.asdata(\dataInL30[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw3|Input|port~0_combout ),
	.ena(\sw3|Input|DataFiFo[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Input|DataFiFo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Input|DataFiFo[5] .is_wysiwyg = "true";
defparam \sw3|Input|DataFiFo[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw3|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw3|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw3|Input|DataFiFo [5]}),
	.portaaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw3|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw3|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "NoCSimp3_sw:sw3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 4;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 15;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 37;
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw3|Output|dataOutN[5] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutN[5] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutN[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Input|Mux33~0 (
// Equation(s):
// \sw1|Input|Mux33~0_combout  = ( \sw3|Output|dataOutN [5] & ( ((!\sw1|Input|DataFiFo[25]~4_combout  & ((\dataInL4[5]~input_o ))) # (\sw1|Input|DataFiFo[25]~4_combout  & (\sw0|Output|dataOutE [5]))) # (\sw1|Input|DataFiFo[25]~5_combout ) ) ) # ( 
// !\sw3|Output|dataOutN [5] & ( (!\sw1|Input|DataFiFo[25]~4_combout  & (!\sw1|Input|DataFiFo[25]~5_combout  & ((\dataInL4[5]~input_o )))) # (\sw1|Input|DataFiFo[25]~4_combout  & (((\sw0|Output|dataOutE [5])) # (\sw1|Input|DataFiFo[25]~5_combout ))) ) )

	.dataa(!\sw1|Input|DataFiFo[25]~4_combout ),
	.datab(!\sw1|Input|DataFiFo[25]~5_combout ),
	.datac(!\sw0|Output|dataOutE [5]),
	.datad(!\dataInL4[5]~input_o ),
	.datae(!\sw3|Output|dataOutN [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Input|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Input|Mux33~0 .extended_lut = "off";
defparam \sw1|Input|Mux33~0 .lut_mask = 64'h159D37BF159D37BF;
defparam \sw1|Input|Mux33~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Input|DataFiFo[5] (
	.clk(\clk~input_o ),
	.d(\sw1|Input|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Input|DataFiFo[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Input|DataFiFo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Input|DataFiFo[5] .is_wysiwyg = "true";
defparam \sw1|Input|DataFiFo[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw1|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw1|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw1|Input|DataFiFo [5]}),
	.portaaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw1|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw1|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 4;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 15;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 37;
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw1|Output|dataOutW[5] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutW[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutW[5] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutW[5] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutN[5] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutN[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutN[5] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutN[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw0|Input|Mux33~0 (
// Equation(s):
// \sw0|Input|Mux33~0_combout  = ( \sw1|Output|dataOutW [5] & ( \sw2|Output|dataOutN [5] ) ) # ( !\sw1|Output|dataOutW [5] & ( \sw2|Output|dataOutN [5] & ( (!\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )))) # 
// (\sw0|Input|port [1] & ((!\sw0|Input|port [2] & ((\sw0|Input|always0~0_combout ) # (\sw0|Input|port [0]))) # (\sw0|Input|port [2] & (\sw0|Input|port [0] & \sw0|Input|always0~0_combout )))) ) ) ) # ( \sw1|Output|dataOutW [5] & ( !\sw2|Output|dataOutN [5] & 
// ( (!\sw0|Input|port [1] & (!\sw0|Input|always0~0_combout  $ (((\sw0|Input|port [0]) # (\sw0|Input|port [2]))))) # (\sw0|Input|port [1] & (((!\sw0|Input|port [0]) # (!\sw0|Input|always0~0_combout )) # (\sw0|Input|port [2]))) ) ) ) # ( !\sw1|Output|dataOutW 
// [5] & ( !\sw2|Output|dataOutN [5] & ( (!\sw0|Input|port [2] & ((!\sw0|Input|port [1] & (!\sw0|Input|port [0] & !\sw0|Input|always0~0_combout )) # (\sw0|Input|port [1] & (!\sw0|Input|port [0] $ (!\sw0|Input|always0~0_combout ))))) # (\sw0|Input|port [2] & 
// (\sw0|Input|always0~0_combout  & (!\sw0|Input|port [1] $ (\sw0|Input|port [0])))) ) ) )

	.dataa(!\sw0|Input|port [2]),
	.datab(!\sw0|Input|port [1]),
	.datac(!\sw0|Input|port [0]),
	.datad(!\sw0|Input|always0~0_combout ),
	.datae(!\sw1|Output|dataOutW [5]),
	.dataf(!\sw2|Output|dataOutN [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw0|Input|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw0|Input|Mux33~0 .extended_lut = "off";
defparam \sw0|Input|Mux33~0 .lut_mask = 64'h8261B37DCEE3FFFF;
defparam \sw0|Input|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \dataInL[5]~input (
	.i(dataInL[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataInL[5]~input_o ));
// synopsys translate_off
defparam \dataInL[5]~input .bus_hold = "false";
defparam \dataInL[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \sw0|Input|DataFiFo[5] (
	.clk(\clk~input_o ),
	.d(\sw0|Input|Mux33~0_combout ),
	.asdata(\dataInL[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sw0|Input|port~0_combout ),
	.ena(\sw0|Input|DataFiFo[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Input|DataFiFo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Input|DataFiFo[5] .is_wysiwyg = "true";
defparam \sw0|Input|DataFiFo[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\sw0|inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\sw0|inst|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\sw0|Input|DataFiFo [5]}),
	.portaaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\sw0|inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\sw0|inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "NoCSimp3_sw:sw0|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram|ALTSYNCRAM";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 4;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 15;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 37;
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[5] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[5] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[5] .power_up = "low";
// synopsys translate_on

dffeas \sw0|Output|dataOutL[4] (
	.clk(\clk~input_o ),
	.d(\sw0|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw0|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0|Output|dataOutL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw0|Output|dataOutL[4] .is_wysiwyg = "true";
defparam \sw0|Output|dataOutL[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw2|Output|dataOutL[36]~0 (
// Equation(s):
// \sw2|Output|dataOutL[36]~0_combout  = ( !\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw2|Output|step.10~q  & ( (!\reset~input_o  & (\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw2|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw2|Output|dataOutL[36]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw2|Output|dataOutL[36]~0 .extended_lut = "off";
defparam \sw2|Output|dataOutL[36]~0 .lut_mask = 64'h0000000000200000;
defparam \sw2|Output|dataOutL[36]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[36] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[36] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[36] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[35] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[35] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[35] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[34] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[34] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[34] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[33] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[33] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[33] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[32] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[32] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[32] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[31] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[31] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[31] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[30] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[30] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[30] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[29] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[29] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[29] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[28] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[28] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[28] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[27] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[27] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[27] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[26] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[26] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[26] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[25] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[25] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[25] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[24] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[24] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[24] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[23] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[23] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[23] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[22] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[22] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[22] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[21] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[21] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[21] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[20] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[20] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[20] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[19] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[19] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[19] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[18] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[18] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[18] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[17] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[17] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[17] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[16] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[16] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[16] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[15] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[15] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[15] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[14] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[14] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[14] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[13] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[13] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[13] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[12] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[12] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[12] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[11] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[11] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[11] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[10] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[10] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[10] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[9] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[9] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[9] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[8] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[8] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[8] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[7] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[7] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[7] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[6] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[6] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[6] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[5] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[5] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[5] .power_up = "low";
// synopsys translate_on

dffeas \sw2|Output|dataOutL[4] (
	.clk(\clk~input_o ),
	.d(\sw2|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw2|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw2|Output|dataOutL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw2|Output|dataOutL[4] .is_wysiwyg = "true";
defparam \sw2|Output|dataOutL[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw3|Output|dataOutL[36]~0 (
// Equation(s):
// \sw3|Output|dataOutL[36]~0_combout  = ( !\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw3|Output|step.10~q  & ( (!\reset~input_o  & (\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw3|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw3|Output|dataOutL[36]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw3|Output|dataOutL[36]~0 .extended_lut = "off";
defparam \sw3|Output|dataOutL[36]~0 .lut_mask = 64'h0000000000200000;
defparam \sw3|Output|dataOutL[36]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[36] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[36] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[36] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[35] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[35] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[35] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[34] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[34] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[34] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[33] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[33] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[33] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[32] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[32] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[32] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[31] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[31] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[31] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[30] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[30] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[30] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[29] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[29] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[29] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[28] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[28] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[28] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[27] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[27] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[27] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[26] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[26] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[26] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[25] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[25] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[25] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[24] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[24] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[24] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[23] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[23] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[23] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[22] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[22] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[22] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[21] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[21] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[21] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[20] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[20] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[20] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[19] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[19] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[19] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[18] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[18] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[18] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[17] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[17] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[17] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[16] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[16] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[16] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[15] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[15] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[15] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[14] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[14] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[14] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[13] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[13] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[13] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[12] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[12] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[12] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[11] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[11] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[11] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[10] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[10] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[10] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[9] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[9] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[9] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[8] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[8] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[8] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[7] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[7] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[7] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[6] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[6] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[6] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[5] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[5] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[5] .power_up = "low";
// synopsys translate_on

dffeas \sw3|Output|dataOutL[4] (
	.clk(\clk~input_o ),
	.d(\sw3|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw3|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw3|Output|dataOutL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw3|Output|dataOutL[4] .is_wysiwyg = "true";
defparam \sw3|Output|dataOutL[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \sw1|Output|dataOutL[36]~0 (
// Equation(s):
// \sw1|Output|dataOutL[36]~0_combout  = ( !\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \sw1|Output|step.10~q  & ( (!\reset~input_o  & (\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & \sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\sw1|Output|step.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw1|Output|dataOutL[36]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw1|Output|dataOutL[36]~0 .extended_lut = "off";
defparam \sw1|Output|dataOutL[36]~0 .lut_mask = 64'h0000000000200000;
defparam \sw1|Output|dataOutL[36]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[36] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[36] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[36] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[35] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[35] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[35] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[34] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[34] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[34] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[33] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[33] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[33] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[32] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[32] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[32] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[31] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[31] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[31] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[30] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[30] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[30] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[29] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[29] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[29] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[28] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[28] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[28] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[27] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[27] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[27] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[26] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[26] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[26] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[25] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[25] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[25] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[24] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[24] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[24] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[23] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[23] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[23] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[22] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[22] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[22] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[21] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[21] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[21] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[20] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[20] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[20] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[19] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[19] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[19] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[18] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[18] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[18] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[17] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[17] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[17] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[16] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[16] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[16] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[15] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[15] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[15] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[14] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[14] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[14] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[13] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[13] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[13] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[12] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[12] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[12] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[11] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[11] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[11] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[10] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[10] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[10] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[9] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[9] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[9] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[8] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[8] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[8] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[7] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[7] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[7] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[6] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[6] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[6] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[5] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[5] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[5] .power_up = "low";
// synopsys translate_on

dffeas \sw1|Output|dataOutL[4] (
	.clk(\clk~input_o ),
	.d(\sw1|inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sw1|Output|dataOutL[36]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw1|Output|dataOutL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw1|Output|dataOutL[4] .is_wysiwyg = "true";
defparam \sw1|Output|dataOutL[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
